ZipRecruiter

Log In

1

Contract Uvm Verification Jobs (NOW HIRING)

Mythic

Senior Design Verification Engineer

Austin, TX

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Senior Design Verification Engineer

Austin, TX

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Palo Alto, CA

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Austin, TX

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Palo Alto, CA

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Austin, TX

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Austin, TX

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Design Verification Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Etched

Formal Verification - DV

San Jose, CA · On-site

$2.0K/mo

Partner with UVM DV, emulation, software, and firmware teams to align formal verification with ... Vendor IP integration, encrypted or black-box IP verification, VIP configuration, and contract ...

Etched

Formal Verification - DV

San Jose, CA · On-site

$2.0K/mo

Partner with UVM DV, emulation, software, and firmware teams to align formal verification with ... Vendor IP integration, encrypted or black-box IP verification, VIP configuration, and contract ...

previous page

Showing results 41-60

All JobsContract Uvm Verification Jobs

Contract Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do contract uvm verification jobs pay per year?

As of Aug 12, 2026, the average yearly pay for contract uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is the difference between Contract Uvm Verification vs Contract SystemVerilog Verification?

AspectContract Uvm VerificationContract SystemVerilog Verification
CredentialsUVM Certification, Verilog/SystemVerilog knowledgeVerilog/SystemVerilog expertise, verification certifications
Work EnvironmentASIC/FPGA verification teams, EDA toolsASIC/FPGA verification teams, EDA tools
Industry UsageCommon in UVM-based verification environmentsUsed broadly in SystemVerilog verification projects
Comparison FocusUVM methodology specificsSystemVerilog language features

Contract Uvm Verification primarily focuses on UVM methodology and testbench development, while Contract SystemVerilog Verification emphasizes proficiency in SystemVerilog language features for verification tasks. Both roles often overlap but differ in their core focus areas within the verification process.

What are some common challenges faced by contract UVM verification engineers when joining new projects, and how can they be addressed?

Contract UVM Verification engineers often face challenges such as quickly ramping up on unfamiliar codebases, understanding project-specific verification methodologies, and integrating with established teams. To overcome these, it’s important to proactively communicate with team members, thoroughly review project documentation, and leverage reusable UVM components where possible. Establishing strong lines of communication and participating in regular sync meetings can help bridge knowledge gaps and ensure alignment with project goals.

What is a contract UVM verification engineer?

Contract UVM Verification engineers are professionals who specialize in using the Universal Verification Methodology (UVM) to verify the functionality of digital hardware designs, typically on a contract or project basis rather than as full-time employees. They create, implement, and maintain testbenches, sequences, and verification environments to ensure that integrated circuits (ICs) or systems-on-chip (SoCs) meet their design specifications. Their work is crucial for identifying and debugging design flaws before hardware production, reducing costly errors and development cycles. Contract engineers are often hired for specific projects where specialized UVM expertise is needed, allowing organizations to scale their verification teams efficiently.

What are the key skills and qualifications needed to thrive as a contract UVM verification engineer, and why are they important?

To thrive as a Contract UVM Verification Engineer, expertise in digital design verification, SystemVerilog, and Universal Verification Methodology (UVM) is essential, often supported by a degree in electrical or computer engineering. Familiarity with simulation tools like Synopsys VCS, Cadence Incisive, and scripting languages such as Python or Perl is typically required. Strong analytical thinking, attention to detail, and effective communication skills help engineers collaborate and identify complex design issues. These abilities ensure the delivery of robust, error-free hardware designs within project timelines and specifications.
More about Contract Uvm Verification jobs
What cities are hiring for Contract Uvm Verification jobs? Cities with the most Contract Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Contract Uvm Verification jobs? States with the most job openings for Contract Uvm Verification jobs include:
What job categories do people searching Contract Uvm Verification jobs look for? The top searched job categories for Contract Uvm Verification jobs are:
Contract Uvm Verification jobs near you
Infographic showing various Contract Uvm Verification job openings in the United States as of August 2026, with employment types broken down into 40% Full Time, 20% Temporary, and 40% Contract. Highlights an 60% In-person, 20% Hybrid, and 20% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Design Verification Engineer/Analyst

Vkore Solutions

San Jose, CA • On-site

$159K - $194K/yr

Contractor

Re-posted 7 days ago

Job description

Contract Remote Role (Only USC and GC) 

We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon. 

Responsibilities 

  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.
  • Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
  • Participate in design reviews and microarchitecture discussions. 

Qualifications 

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 3+ years of experience in ASIC/SoC verification.
  • Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
  • Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
  • Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
  • Familiarity with a scripting language (ex: Python, Perl, TCL) and revision control system (ex: Git). 

 Nice to Have

  • Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management.
  • Familiarity with developing and integrating reference models.
  • Understanding of RTL design flows and some industry standard interfaces (ex: APB/AHB/AXI).
  • Experience working in cross-functional, geographically distributed teams.
  • Experience in space, telecom, or RF/digital mixed systems is a plus.