ZipRecruiter

Log In

1

Uvm Jobs (NOW HIRING)

Quantum World Technologies Inc

FPGA UVM

Redmond, WA · On-site

$116K - $156K/yr

Design Verification expertise in System Verilog /UVM for Unit/Module level Verification * Should have Lead Design Verification Team ( Min 5 Members) * Strong background in developing UVM Testbenches ...

Airspan

UVM SYSTEMVERILOG VERIFICATION ENGINEER

Warren, NJ · On-site

$141K/yr

Airspan Careers UVM SYSTEMVERILOG VERIFICATION ENGINEER Location: Warren, New Jersey, Plano, TX or REMOTE U.S. Company: AirSpan Networks About AirSpan AirSpan Networks is a global provider of ...

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75K - $156K/yr

Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern ...

Draper

UVM Digital Verification Engineer

Cambridge, MA

$75K - $156K/yr

Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern ...

Draper

Senior UVM Digital Verification Engineer

Cambridge, MA · On-site

$113K - $153K/yr

Draper's Digital Design Team is seeking a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply ...

Draper

Senior UVM Digital Verification Engineer

Cambridge, MA · On-site

$114K - $156K/yr

Draper's Digital Design Team is seeking a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply ...

ARBORWORKS LLC

Non-Union - Foreperson (UVM)

Sutton, WV · On-site

FOREPERSON - UTILITY VEGETATION MANAGEMENT (UVM) The Foreperson - Utility Vegetation Management (UVM) is a frontline leadership position responsible for directing daily field operations for a single ...

next page

Showing results 1-20

People also search for

All JobsUvm Jobs

Uvm information

See salary details

$67.5K

$124.7K

$169K

How much do uvm jobs pay per year?

As of Jun 11, 2026, the average yearly pay for uvm in the United States is $124,724.00, according to ZipRecruiter salary data. Most workers in this role earn between $107,500.00 and $140,000.00 per year, depending on experience, location, and employer.

What is the difference between Uvm vs Network Technician?

AspectUvmNetwork Technician
Required CertificationsUVM certifications, technical trainingCompTIA Network+, Cisco CCNA
Work EnvironmentData centers, server rooms, IT departmentsOffice settings, client sites, data centers
Industry UsageIT, data management, cloud servicesNetworking, telecommunications, IT support

Uvm and Network Technicians both work in IT environments, often requiring similar certifications and working in data centers or network setups. While Uvm specialists focus on virtual machine management and cloud infrastructure, Network Technicians primarily handle network hardware, configurations, and troubleshooting. Both roles are essential in maintaining IT infrastructure but differ in their specific technical focus and daily tasks.

What are some common challenges faced by UVM (Universal Verification Methodology) engineers during verification projects?

UVM engineers often encounter challenges such as managing complex testbenches, ensuring comprehensive coverage, and debugging intricate design issues. Coordinating with design and RTL teams to clarify specifications and resolve inconsistencies can also be demanding. Additionally, maintaining reusable and scalable verification environments requires strong coding practices and continuous learning, especially as projects evolve in size and complexity. Collaborating effectively across cross-functional teams is essential to ensure timely project completion.

What are UVMs in the context of job titles?

UVM stands for Universal Verification Methodology, which is a standardized methodology used in the semiconductor industry for verifying integrated circuit designs. UVM engineers or verification engineers use this approach to develop reusable testbenches and improve the efficiency and accuracy of hardware verification. Their responsibilities typically include creating test environments, writing tests in SystemVerilog, and ensuring that chip designs work as intended before manufacturing.

What are the key skills and qualifications needed to thrive as a uvm (University of Vermont) employee, and why are they important?

To excel as a University of Vermont (UVM) employee, you generally need a relevant educational background and expertise specific to your department or position, such as teaching, research, or administration. Familiarity with academic software, campus management systems, and relevant certifications (e.g., teaching credentials or research compliance) is often required. Strong communication, collaboration, and adaptability are essential soft skills for engaging with students, colleagues, and the broader academic community. These skills and qualifications are vital for fostering an effective, innovative, and supportive university environment.
More about Uvm jobs
What cities are hiring for Uvm jobs? Cities with the most Uvm job openings:
What states have the most Uvm jobs? States with the most job openings for Uvm jobs include:
What job categories do people searching Uvm jobs look for? The top searched job categories for Uvm jobs are:
Uvm jobs near you
Infographic showing various Uvm job openings in the United States as of June 2026, with employment types broken down into 1% As Needed, 85% Full Time, 12% Part Time, and 2% Contract. Highlights an 93% Physical, 4% Hybrid, and 3% Remote job distribution, with an average salary of $124,724 per year, or $60 per hour.
FPGA UVM

FPGA UVM

Quantum World Technologies Inc

Redmond, WA • On-site

$116K - $156K/yr

Contractor

Posted 24 days ago

Job description

Job Title: Tech Lead FPGA

Job Location: Redmond & Seattle, WA (Onsite for 5 days a week)

Job Type: Contract and Fulltime

Experience: 8-15 Years (Note more than 18 years)

Job Description:

  • Should have some lead experience, even hands on experience in also fine.
  • Design Verification expertise in System Verilog /UVM for Unit/Module level Verification
  • Should have Lead Design Verification Team ( Min 5 Members)
  • Strong background in developing UVM Testbenches from scratch
  • Experience in VIP Integration and Bring up
  • Porting Existing Verilog/VHDL environment to UVM based Environment
  • Experience in test planning ,Coverage Coding and Debugging
  • Deep Knowledge of AMBA Protocol is must