ZipRecruiter

Log In

1

Contract Uvm Verification Jobs in Florida (NOW HIRING)

Transcend Softech LLC

Sr. FPGA Engineer

Melbourne, FL · On-site

$70 - $75/hr

Melbourne, FL - Onsite Duration: 6-12 Months+ Contract or Fulltime The Electrical Engineer designs ... Experience with VHDL, System Verilog designs and UVM test benches * Please for Aerospace an DO-254 ...

All JobsContract Uvm Verification JobsContract Uvm Verification Jobs in Florida

Contract Uvm Verification information

What is a contract UVM verification engineer?

Contract UVM Verification engineers are professionals who specialize in using the Universal Verification Methodology (UVM) to verify the functionality of digital hardware designs, typically on a contract or project basis rather than as full-time employees. They create, implement, and maintain testbenches, sequences, and verification environments to ensure that integrated circuits (ICs) or systems-on-chip (SoCs) meet their design specifications. Their work is crucial for identifying and debugging design flaws before hardware production, reducing costly errors and development cycles. Contract engineers are often hired for specific projects where specialized UVM expertise is needed, allowing organizations to scale their verification teams efficiently.

What are the key skills and qualifications needed to thrive as a contract UVM verification engineer, and why are they important?

To thrive as a Contract UVM Verification Engineer, expertise in digital design verification, SystemVerilog, and Universal Verification Methodology (UVM) is essential, often supported by a degree in electrical or computer engineering. Familiarity with simulation tools like Synopsys VCS, Cadence Incisive, and scripting languages such as Python or Perl is typically required. Strong analytical thinking, attention to detail, and effective communication skills help engineers collaborate and identify complex design issues. These abilities ensure the delivery of robust, error-free hardware designs within project timelines and specifications.

What are some common challenges faced by contract UVM verification engineers when joining new projects, and how can they be addressed?

Contract UVM Verification engineers often face challenges such as quickly ramping up on unfamiliar codebases, understanding project-specific verification methodologies, and integrating with established teams. To overcome these, it’s important to proactively communicate with team members, thoroughly review project documentation, and leverage reusable UVM components where possible. Establishing strong lines of communication and participating in regular sync meetings can help bridge knowledge gaps and ensure alignment with project goals.

What is the difference between Contract Uvm Verification vs Contract SystemVerilog Verification?

AspectContract Uvm VerificationContract SystemVerilog Verification
CredentialsUVM Certification, Verilog/SystemVerilog knowledgeVerilog/SystemVerilog expertise, verification certifications
Work EnvironmentASIC/FPGA verification teams, EDA toolsASIC/FPGA verification teams, EDA tools
Industry UsageCommon in UVM-based verification environmentsUsed broadly in SystemVerilog verification projects
Comparison FocusUVM methodology specificsSystemVerilog language features

Contract Uvm Verification primarily focuses on UVM methodology and testbench development, while Contract SystemVerilog Verification emphasizes proficiency in SystemVerilog language features for verification tasks. Both roles often overlap but differ in their core focus areas within the verification process.

What are the most commonly searched types of Uvm Verification jobs in Florida?

The most popular types of Uvm Verification jobs in Florida are:

What are popular job titles related to Contract Uvm Verification jobs in Florida?

For Contract Uvm Verification jobs in Florida, the most frequently searched job titles are:

What job categories do people searching Contract Uvm Verification jobs in Florida look for?

The top searched job categories for Contract Uvm Verification jobs in Florida are:

What cities in Florida are hiring for Contract Uvm Verification jobs?

Cities in Florida with the most Contract Uvm Verification job openings:

Contract Uvm Verification jobs near you
Infographic showing various Contract Uvm Verification job openings in Florida as of August 2026, with employment types broken down into 40% Full Time, 20% Temporary, and 40% Contract. Highlights an 60% In-person, 20% Hybrid, and 20% Remote job distribution.

Hardware Engineer/ Electrical Engineer

Melbourne, FL • On-site

Transcend Softech LLC
See more jobs at Transcend Softech LLCexternal

Contractor

Re-posted yesterday

Job description

Position: Hardware Engineer/ Electrical Engineer (DO-254)

Location: Melbourne, FL (Onsite)

Long Term Contract

Expert‑level verification engineer with strong System Verilog and UVM experience. As an alternative to SystemVerilog/UVM, we are open to candidates with a verification background in lab testing and/or design verification testing. Experience with design on Xilinx products would be a strong plus.

Required Skills:

  • Expert‑level verification engineer with strong System Verilog and/ or UVM experience
  • FPGA verification in lab testing and/or Hardware FPGA design verification testing
  • Experience with design on Xilinx products would be a strong plus
  • expected to communicate effectively with emerging engineers at the India GETC‑I site and provide both technical and process (DO-254) guidance to the verification team.

Core Responsibilities

  • RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
  • Verification: Create UVM constrained random environments and conduct static timing, linting, and clock-domain-crossing (CDC) analyses.
  • DO-254 Certification: Create artifacts required for Airborne Electronic Hardware (AEH) DAL-A certification and participate in FAA SOI audits.
  • Hardware Lifecycle: Handle requirements capture, decomposition, architecture development, synthesis, and placement & routing.

Key Qualifications

  • Experience: Substantial hands-on FPGA or ASIC development experience (typically 5+ years for a senior designation).
  • Education: Degree in a STEM (Science, Technology, Engineering, Mathematics) field.
  • Avionics Knowledge: Familiarity with design assurance standards (DO-254) is highly preferred.