ZipRecruiter

Log In

1

Junior Asic Verification Engineer Jobs in Florida

Sapsol Technologies Inc

FPGA Engineer

Melbourne, FL · On-site

$120K - $154K/yr

Expert-level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... Substantial hands-on FPGA or ASIC development experience (typically 5+ years for a senior ...

Sapsol Technologies Inc

FPGA Engineer

Melbourne, FL

$120K - $154K/yr

Expertlevel verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... Substantial hands-on FPGA or ASIC development experience (typically 5+ years for a senior ...

Galent

Hardware Engineer

Melbourne, FL · On-site

$114K - $151K/yr

Expert-level verification engineer with strong System Verilog and/ or UVM experience or FPGA ... Substantial hands-on FPGA or ASIC development experience (typically 5+ years for a senior ...

Crox Consulting Inc

Junior Project Engineer

Pensacola, FL · On-site

$50 - $58/hr

Junior Project Engineer Job Type: Contract Location: Pensacola, FL This position assists in the ... Verifies constructability, ensures proper resource allocation, assess field status, and resolves ...

Lockheed Martin Corporation

FPGA Engineer Lead

Orlando, FL · On-site

$120K - $224K/yr

... Guiding junior engineers, fostering a culture of technical excellence, and championing best ... Comprehensive knowledge of the ASIC/FPGA lifecycle: architecture, design, simulation, verification ...

InterImage

Hardware Design Engineer 3

Fort Meade, FL · On-site

$100 - $130/hr

... developing ASIC/FPGA/SoC microelectronics including simulation, verification, and debugging ... Bachelor's Degree in Electrical Engineering or Computer Engineering from an accredited college or ...

next page

Showing results 1-20

All JobsAsic Verification Engineer JobsJunior Asic Verification Engineer JobsJunior Asic Verification Engineer Jobs in Florida

Junior Asic Verification Engineer information

What does a junior ASIC verification engineer do?

A Junior ASIC Verification Engineer is responsible for testing and validating the functionality of ASIC (Application-Specific Integrated Circuit) designs to ensure they meet specifications. They use simulation tools, write testbenches, and apply verification methodologies to identify and fix design flaws early in the development process. Typically, they work closely with design engineers, follow established workflows, and gradually take on more complex tasks as they gain experience.

What are the key skills and qualifications needed to thrive as a junior ASIC verification engineer?

To thrive as a Junior ASIC Verification Engineer, you need a solid understanding of digital design principles, hardware description languages like Verilog or VHDL, and a relevant engineering degree. Familiarity with simulation tools (such as ModelSim or VCS), scripting languages (like Python or Perl), and version control systems is typically expected. Strong analytical thinking, attention to detail, and effective teamwork skills help you excel in debugging and collaborating with design teams. These capabilities are crucial for ensuring chip functionality, meeting project deadlines, and delivering reliable hardware solutions.

What are some typical challenges faced by junior ASIC verification engineers when working on large-scale projects?

Junior ASIC Verification Engineers often encounter challenges such as understanding complex design specifications, managing extensive simulation environments, and keeping up with rapid design iterations. Collaborating with senior engineers requires clear communication and adaptability, as priorities can shift quickly based on project needs. Additionally, balancing the learning curve of new verification tools and methodologies while meeting project deadlines can be demanding, but these experiences greatly contribute to professional growth in the field.

What is the difference between Junior Asic Verification Engineer vs Digital Design Engineer?

AspectJunior Asic Verification EngineerDigital Design Engineer
Primary FocusVerifying ASIC designs for correctness and functionalityDesigning digital circuits and hardware components
Skills RequiredHardware description languages (HDL), verification tools, testbench developmentHDL, circuit design, logic synthesis
Work EnvironmentVerification labs, simulation environments, collaboration with design teamsDesign studios, simulation, and hardware implementation
Common UsageUsed in semiconductor companies, chip design firms, verification teamsUsed in chip design, hardware development, and electronic product companies

While both roles involve working with HDL and digital hardware, a Junior Asic Verification Engineer primarily focuses on testing and verifying ASIC designs to ensure they meet specifications, whereas a Digital Design Engineer is responsible for creating and implementing the digital circuits themselves. Both roles are essential in the ASIC development process and often collaborate closely.

What are the most commonly searched types of Asic Verification Engineer jobs in Florida?

The most popular types of Asic Verification Engineer jobs in Florida are:

What are popular job titles related to Junior Asic Verification Engineer jobs in Florida?

For Junior Asic Verification Engineer jobs in Florida, the most frequently searched job titles are:

What job categories do people searching Junior Asic Verification Engineer jobs in Florida look for?

The top searched job categories for Junior Asic Verification Engineer jobs in Florida are:

What cities in Florida are hiring for Junior Asic Verification Engineer jobs?

Cities in Florida with the most Junior Asic Verification Engineer job openings:

Junior Asic Verification Engineer jobs near you

FPGA/ Hardware Engineer/ Electrical Engineer

Purple Hires Inc

Melbourne, FL • On-site

Full-time

Re-posted 3 days ago

Job description

Expert‑level verification engineer with strong SystemVerilog and UVM experience. As an alternative to SystemVerilog/UVM, we are open to candidates with a verification background in lab testing and/or design verification testing. Experience with design on Xilinx products would be a strong plus.

Required Skills:

  • Expert‑level verification engineer with strong SystemVerilog  and/ or UVM experience or
  • FPGA verification in lab testing and/or Hardware FPGA design verification testing
  • Experience with design on Xilinx products would be a strong plus
  • expected to communicate effectively with emerging engineers at the India GETC‑I site and provide both technical and process (DO-254) guidance to the verification team.

Core Responsibilities

  • RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
  • Verification: Create UVM constrained random environments and conduct static timing, linting, and clock-domain-crossing (CDC) analyses.
  • Hardware Lifecycle: Handle requirements capture, decomposition, architecture development, synthesis, and placement & routing. [1]

Key Qualifications

  • Experience: Substantial hands-on FPGA or ASIC development experience (typically 5+ years for a senior designation).
  • Education: Degree in a STEM (Science, Technology, Engineering, Mathematics) field.