RTL Design Engineer
Melbourne, FL · On-site
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
Melbourne, FL · On-site
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
Melbourne, FL · On-site
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
Melbourne, FL · On-site
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
Melbourne, FL · On-site
If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...
Florida City, FL · On-site
$113K - $156K/yr
Role : FPGA Design Engineer Location: Melbourne, FL (Onsite) Duration: 6+ months Start Date ... Perform RTL coding, simulation, synthesis, place & route, and timing analysis. Develop FPGA ...
New
Florida City, FL · On-site
$113K - $156K/yr
Role : FPGA Design Engineer Location: Melbourne, FL (Onsite) Duration: 6+ months Start Date ... Perform RTL coding, simulation, synthesis, place & route, and timing analysis. Develop FPGA ...
New
Melbourne, FL · On-site
$145K - $175K/yr
ROLE We are seeking a Senior FPGA Design Engineer with at least 10 years of experience to develop ... Lead full life-cycle FPGA development, from requirements and architecture through RTL ...
Quick apply
Melbourne, FL · On-site
$145K - $175K/yr
ROLE We are seeking a Senior FPGA Design Engineer with at least 10 years of experience to develop ... Lead full life-cycle FPGA development, from requirements and architecture through RTL ...
Melbourne, FL · On-site
$145K - $175K/yr
ROLE We are seeking a Senior FPGA Design Engineer with at least 10 years of experience to develop ... Lead full life-cycle FPGA development, from requirements and architecture through RTL ...
Quick apply
Melbourne, FL · On-site
$145K - $175K/yr
ROLE We are seeking a Senior FPGA Design Engineer with at least 10 years of experience to develop ... Lead full life-cycle FPGA development, from requirements and architecture through RTL ...
$75 - $90/hr
Strong skills in RTL design (VHDL/Verilog/SystemVerilog), timing closure, and block design development are essential. This role involves driving FPGA design from concept through production ...
Quick apply
$75 - $90/hr
Strong skills in RTL design (VHDL/Verilog/SystemVerilog), timing closure, and block design development are essential. This role involves driving FPGA design from concept through production ...
$75 - $90/hr
Strong skills in RTL design (VHDL/Verilog/SystemVerilog), timing closure, and block design development are essential. This role involves driving FPGA design from concept through production ...
Quick apply
$75 - $90/hr
Strong skills in RTL design (VHDL/Verilog/SystemVerilog), timing closure, and block design development are essential. This role involves driving FPGA design from concept through production ...
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
Quick apply
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
Melbourne, FL · On-site
$96K - $129K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
Melbourne, FL · On-site
$96K - $129K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
Melbourne, FL · On-site
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
Quick apply
Melbourne, FL · On-site
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Quick apply
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Orlando, FL · On-site
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Orlando, FL · On-site
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Orlando, FL · On-site
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Orlando, FL · On-site
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Quick apply
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Design, implement and test Register-Transfer Level (RTL) features and components guided by system architecture and requirements * Own the detailed design of assigned firmware components and subsystem ...
Melbourne, FL · On-site
$120K - $154K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
Melbourne, FL · On-site
$120K - $154K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
$120K - $154K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
$120K - $154K/yr
RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog. * Verification: Create UVM constrained random environments and conduct static timing, linting, and clock ...
New
$60.2K - $67.1K
0% of jobs
$67.1K - $74K
0% of jobs
$74K - $80.9K
1% of jobs
$80.9K - $87.9K
0% of jobs
$87.9K - $94.8K
0% of jobs
$97.7K is the 25th percentile. Wages below this are outliers.
$94.8K - $101.7K
57% of jobs
$104.7K is the 75th percentile. Wages above this are outliers.
$101.7K - $108.7K
38% of jobs
$108.7K - $115.6K
0% of jobs
$115.6K - $122.5K
1% of jobs
$122.5K - $129.5K
1% of jobs
$129.5K - $136.4K
1% of jobs
$60.2K
$104.1K
$136.4K
To thrive as an RTL Design engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages such as Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools like Synopsys, Cadence, or Mentor Graphics, and experience with FPGA/ASIC flows, are highly valuable, as are relevant industry certifications. Strong problem-solving skills, attention to detail, and effective communication foster successful collaboration with verification and physical design teams. These skills are crucial for delivering robust, efficient hardware solutions in complex chip development projects.
A typical day for an RTL Design engineer involves writing and optimizing RTL code, running simulations, debugging designs, and reviewing results from verification teams. Collaboration is key, as you will frequently interact with verification engineers, physical design teams, and architects to ensure the design meets both functional and performance requirements. You may also participate in design reviews, resolve issues found during testing, and work with project managers to meet deadlines. This cross-functional teamwork creates a dynamic environment where communication and problem-solving skills are highly valued, helping ensure the successful delivery of silicon products.
An RTL (Register Transfer Level) Design job involves designing and implementing digital circuits using hardware description languages (HDLs) like Verilog or VHDL. RTL engineers translate high-level specifications into synthesizable logic, ensuring functionality, power efficiency, and performance. They collaborate with verification engineers to test and debug designs before fabrication. This role is crucial in developing ASICs, FPGAs, and other digital hardware components.

8.0
Based on 675 frontline employees who took The Breakroom Quiz
7th of 30 rated technology retailers
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Computer and electronic product manufacturing
10,000+ Employees
Cupertino, CA, US
1976