ZipRecruiter

Log In

1

Senior Design Verification Engineer Jobs (NOW HIRING)

next page

Showing results 1-20

People also search for

All JobsDesign Verification Engineer JobsSenior Design Verification Engineer Jobs

Senior Design Verification Engineer information

See salary details

$63K

$121.5K

$191.5K

How much do senior design verification engineer jobs pay per year?

As of Jun 5, 2026, the average yearly pay for senior design verification engineer in the United States is $121,466.00, according to ZipRecruiter salary data. Most workers in this role earn between $95,000.00 and $138,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Senior Design Verification Engineer, and why are they important?

A Senior Design Verification Engineer requires deep expertise in digital design principles, verification methodologies (such as UVM or OVM), and a degree in electrical or computer engineering. Familiarity with hardware description languages (like Verilog or VHDL), simulation tools (e.g., Synopsys VCS, Cadence Incisive), and scripting languages (such as Python or TCL) is typically expected. Exceptional problem-solving, attention to detail, and strong communication skills help in collaborating with cross-functional teams and navigating complex verification challenges. These skills and qualifications are vital to ensure robust, high-quality hardware designs that meet performance and reliability standards.

What are some typical challenges faced by Senior Design Verification Engineers when working on complex chip designs?

Senior Design Verification Engineers often encounter challenges such as managing verification of increasingly complex and large-scale integrated circuits, ensuring comprehensive coverage, and identifying hard-to-find corner-case bugs. They frequently collaborate across cross-functional teams, including design, firmware, and test engineering, to clarify specifications and resolve issues. Effective communication and a proactive approach to debugging and process improvement are critical, as is keeping up with evolving verification methodologies and tools to ensure high-quality, on-time project delivery.

What are Senior Design Verification Engineers?

Senior Design Verification Engineers are experienced professionals responsible for ensuring that hardware designs, such as integrated circuits or system-on-chip (SoC) components, meet all functional specifications and quality standards before manufacturing. They create and execute verification plans, develop testbenches, and use simulation tools to identify and resolve design issues. Their expertise helps prevent costly errors, ensuring reliable and functional products. Typically, they collaborate closely with design, validation, and product engineering teams and often mentor junior engineers.

What is the difference between Senior Design Verification Engineer vs Design Verification Engineer?

AspectSenior Design Verification EngineerDesign Verification Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field; experience in verification tools and methodologiesBachelor's degree in Electrical Engineering, Computer Engineering, or related field; entry-level experience in verification
Work EnvironmentDesign teams, hardware/software verification labs, collaborative projectsVerification teams, testing labs, development environments
Employer & Industry UsageSemiconductor, electronics, hardware development companiesSimilar industries, often as entry or mid-level roles within verification teams

The main difference is experience level and responsibility. Senior Design Verification Engineers typically lead verification efforts, mentor junior staff, and handle complex verification tasks, while Design Verification Engineers focus on executing verification plans and testing designs under supervision. Both roles require similar technical skills and industry knowledge, but the senior role involves more leadership and strategic planning.

More about Senior Design Verification Engineer jobs
What cities are hiring for Senior Design Verification Engineer jobs? Cities with the most Senior Design Verification Engineer job openings:
What are the most commonly searched types of Design Verification Engineer jobs? The most popular types of Design Verification Engineer jobs are:
What states have the most Senior Design Verification Engineer jobs? States with the most job openings for Senior Design Verification Engineer jobs include:
What job categories do people searching Senior Design Verification Engineer jobs look for? The top searched job categories for Senior Design Verification Engineer jobs are:
Senior Design Verification Engineer jobs near you
Infographic showing various Senior Design Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 92% Full Time, 4% Part Time, and 4% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $121,466 per year, or $58.4 per hour.
Sr Design Verification Engineer

Sr Design Verification Engineer

Ventana Micro Systems

Cupertino, CA

Full-time

Posted 7 days ago

Job description

Ventana is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware.
Our second-generation Veyron core (V2) is on track to ship early next year, featuring an aggressive wide-issue pipeline and built in 4nm. Development on Veyron V3 is ramping now, with even greater performance and deep AI platform integration. This is your opportunity to work alongside engineers who built iconic processors like the AMD K6 and the first 64-bit ARM server processor (X-Gene at AppliedMicro)—bringing decades of CPU innovation to a clean-slate, open-standards future. You can check us out here: Ventana Micro - YouTube
We’re looking to fill multiple Design Verification engineer openings to help define and deliver the heart of our next-gen cores.

Role:

  • Develop and execute verification plans for units and features.
  • Construct testbenches, scoreboards, and stimulus generators.
  • Implement functional coverage models.
  • Debug designs in simulation, prototyping platforms, and silicon.

Qualifications Required:

  • Roles requiring both 4+ and 8+ years industry experience
  • Bachelor’s or Master’s degree in related engineering field
  • Ability to work independently and across geographies
  • Strong domain knowledge of computer architecture

Skills and Qualifications Desired:

  • SystemVerilog verification development experience
  • Testbench construction using UVM or analogous methodologies
  • Scoreboards and stimulus generators for complex units
  • Industry experience with CPU microarchitecture (e.g. x86, ARM, SPARC, MIPS, RISC-V, POWER) and/or coherent caching systems
  • Software development experience in compiled (C/C++) and interpreted (Python) languages
  • Unit or feature ownership throughout the project lifecycle
  • BASE SALARY RANGE

    $105,000 TO $260,000 per year

  • EEOE

    Ventana is an Equal Employment Opportunity Employer. We value diversity and uphold an inclusive environment where all people feel that they are equally respected and valued. Qualified applicants will receive consideration without regard to race, color, creed, religion, sex, sexual orientation, national origin or nationality, ancestry, age, disability, gender identity or expression, marital status, veteran status, or any other category protected by law.

     COVID-19

    Ventana encourages all employees to be fully vaccinated (and boosted, if eligible) against COVID-19. We do require Proof of vaccination (or proof of a negative PCR test) in order to work in the office or meet with customers/business partners

    Notice to External Recruiters and Staffing Agencies

    Ventana Micro Systems instructs agencies not to engage with its employees to present candidates. Ventana Employees are not authorized to enter into any agreement regarding the placement of candidates. Ventana will consider all unsolicited resumes received will be treated as gratuitous submissions. Ventana reserves the right to directly contact any candidate speculatively submitted by a third party outside of our approved preferred suppliers. Such contact will not constitute acceptance of any contractual arrangement between Ventana and the agency, and Ventana will not be liable for any fees whatsoever should it choose to engage the candidate’s services. To submit candidates or earn a fee – all external recruiters and staffing agencies are required to have a valid contract executed by Ventana’s CFO.

    Please Note: Fraudulent job postings/job scams are increasingly common. Our open positions can be found through the careers page on our website.