1

Senior Design Verification Engineer Jobs (NOW HIRING)

Senior Design Verification Engineer

San Diego, CA ยท On-site

$144K - $176K/yr

Design Verification Engineer Duration: Full time or Contract Location: Bay Area, CA About Us: We are representing Sivaltech, A design services company headquartered in Milpitas, CA. We provide ...

Senior Design Verification Engineer

Tempe, AZ ยท On-site

$176K - $264K/yr

As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...

We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is ...

Senior Design Verification Engineer

Chandler, AZ ยท On-site

$133K - $163K/yr

We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification team. This role partners closely with digital and analog designers, systems ...

We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is ...

Senior Design Verification Engineer

Austin, TX ยท On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is ...

next page

Showing results 1-20

Senior Design Verification Engineer information

See salary details

$63K

$121.5K

$191.5K

How much do senior design verification engineer jobs pay per year?

As of Jun 26, 2026, the average yearly pay for senior design verification engineer in the United States is $121,466.00, according to ZipRecruiter salary data. Most workers in this role earn between $95,000.00 and $138,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Senior Design Verification Engineer, and why are they important?

A Senior Design Verification Engineer requires deep expertise in digital design principles, verification methodologies (such as UVM or OVM), and a degree in electrical or computer engineering. Familiarity with hardware description languages (like Verilog or VHDL), simulation tools (e.g., Synopsys VCS, Cadence Incisive), and scripting languages (such as Python or TCL) is typically expected. Exceptional problem-solving, attention to detail, and strong communication skills help in collaborating with cross-functional teams and navigating complex verification challenges. These skills and qualifications are vital to ensure robust, high-quality hardware designs that meet performance and reliability standards.

What is the difference between Senior Design Verification Engineer vs Design Verification Engineer?

AspectSenior Design Verification EngineerDesign Verification Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field; experience in verification tools and methodologiesBachelor's degree in Electrical Engineering, Computer Engineering, or related field; entry-level experience in verification
Work EnvironmentDesign teams, hardware/software verification labs, collaborative projectsVerification teams, testing labs, development environments
Employer & Industry UsageSemiconductor, electronics, hardware development companiesSimilar industries, often as entry or mid-level roles within verification teams

The main difference is experience level and responsibility. Senior Design Verification Engineers typically lead verification efforts, mentor junior staff, and handle complex verification tasks, while Design Verification Engineers focus on executing verification plans and testing designs under supervision. Both roles require similar technical skills and industry knowledge, but the senior role involves more leadership and strategic planning.

What are Senior Design Verification Engineers?

Senior Design Verification Engineers are experienced professionals responsible for ensuring that hardware designs, such as integrated circuits or system-on-chip (SoC) components, meet all functional specifications and quality standards before manufacturing. They create and execute verification plans, develop testbenches, and use simulation tools to identify and resolve design issues. Their expertise helps prevent costly errors, ensuring reliable and functional products. Typically, they collaborate closely with design, validation, and product engineering teams and often mentor junior engineers.

What are some typical challenges faced by Senior Design Verification Engineers when working on complex chip designs?

Senior Design Verification Engineers often encounter challenges such as managing verification of increasingly complex and large-scale integrated circuits, ensuring comprehensive coverage, and identifying hard-to-find corner-case bugs. They frequently collaborate across cross-functional teams, including design, firmware, and test engineering, to clarify specifications and resolve issues. Effective communication and a proactive approach to debugging and process improvement are critical, as is keeping up with evolving verification methodologies and tools to ensure high-quality, on-time project delivery.
More about Senior Design Verification Engineer jobs
What cities are hiring for Senior Design Verification Engineer jobs? Cities with the most Senior Design Verification Engineer job openings:
What are the most commonly searched types of Design Verification Engineer jobs? The most popular types of Design Verification Engineer jobs are:
What states have the most Senior Design Verification Engineer jobs? States with the most job openings for Senior Design Verification Engineer jobs include:
Infographic showing various Senior Design Verification Engineer job openings in the United States as of June 2026, with employment types broken down into 97% Full Time, 1% Part Time, and 2% Contract. Highlights an 92% Physical, 2% Hybrid, and 6% Remote job distribution, with an average salary of $121,466 per year, or $58.4 per hour.
Senior Design Verification Engineer

Senior Design Verification Engineer

Pyramid Consulting, Inc.

San Jose, CA โ€ข On-site

$150K - $160K/yr

Other

Medical, Dental, Vision, Retirement

Posted 3 days ago


Job description

Immediate need for a talented Senior Design Verification Engineer . This is a Fulltime opportunity with long-term potential and is located in San Jose, CA(Onsite). Please review the job description below and contact me ASAP if you are interested.
Job ID:26-19462
Pay Range: $150000 - $160000/annum. Employee benefits include, but are not limited to, health insurance (medical, dental, vision), 401(k) plan, and paid sick leave (depending on work location).
Key Responsibilities:

  • Design and develop reusable UVM-based verification environments, including UVM agents, scoreboards, checkers, monitors, and behavioral models.
  • Create and execute randomized and directed test cases to achieve functional and code coverage goals.
  • Develop and maintain SystemVerilog Assertions (SVA) for protocol and design verification.
  • Verify complex digital and mixed-signal (MXS) IPs and SoCs at both block and system levels.
  • Analyze and debug simulation failures at the RTL and gate-level, including working with gate-level netlists and SDF timing simulations.
  • Collaborate with RTL designers to identify, isolate, and resolve design issues.
  • Develop scalable and reusable verification architectures and methodologies.
  • Utilize scripting languages such as Perl, Python, or Tcl for automation and regression management.
  • Work with industry-standard EDA simulation tools from Synopsys, Cadence, and Siemens Mentor Graphics.
  • Manage source code using Git or DesignSync.
  • Participate in design reviews, verification planning, and coverage closure activities.
  • Work effectively within global cross-functional engineering teams.

Key Requirements and Technology Experience:

  • Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and SystemVerilog Assertions (SVA) and Synopsys, Cadence, and Mentor Graphics.
  • Experience: 6 10+ Years
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 8+ years of experience, or Master's degree with 6+ years of experience.
  • 6+ years of experience in ASIC/SoC Design Verification.
  • Strong expertise in SystemVerilog, UVM, and SystemVerilog Assertions (SVA).
  • Experience verifying designs at both block and system levels.
  • Experience with RTL, gate-level verification, netlists, and SDF timing simulations.
  • Experience verifying mixed-signal circuits, including:
  • PLL
  • DLL
  • ADC
  • DAC
  • Strong debugging skills involving RTL, gate-level simulations, and analog/mixed-signal schematic analysis.
  • Hands-on experience with Synopsys, Cadence, and Mentor Graphics simulation tools.
  • Experience with scripting languages such as Python, Perl, or Tcl.
  • Experience with version control systems such as Git or DesignSync.
  • Excellent analytical, communication, and problem-solving skills.
  • Ability to work independently and within distributed global teams.

Our client is a leading IT Industry, and we are currently interviewing to fill this and other similar fulltime positions. If you are interested in this position, please apply online for immediate consideration.
Pyramid Consulting, Inc. provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state or local laws.
By applying to our jobs you agree to receive calls, AI-generated calls, text messages, or emails from Pyramid Consulting, Inc. and its affiliates, and contracted partners. Frequency varies for text messages. Message and data rates may apply. Carriers are not liable for delayed or undelivered messages. You can reply STOP to cancel and HELP for help. You can access our privacy policy .