ZipRecruiter

Log In

1

Dft Jobs (NOW HIRING)

Broadcom, Inc.

ASIC DFT Engineer

San Jose, CA · On-site

$141K - $226K/yr

The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...

Mirafra Technology

DFT Engineer

Tempe, AZ · On-site

We are 500+ employees in India and 250+ In US Clear visibility to senior management which helps for constant professional growth Need knowledge of design for test (DFT) structures such as scan chains ...

Marvell

Staff DFT Engineer

Santa Clara, CA

Perform hands-on DFT implementation , including: * MBIST and BISR insertion and integration * Boundary Scan (IEEE 1149.x) insertion * IJTAG (IEEE 1687) insertion and connectivity * Execute DFT ...

Intel

DFT Application Engineer

Phoenix, AZ

Position Overview We seek a DFT Application Engineer to provide technical support to Intel Foundry Services customers on PDKs, DFT/DFM insertion, and ATPG validation methodologies. This critical role ...

Vkore Solutions

Lead ASIC DFT Engineer

San Jose, CA · On-site

Role: Lead ASIC DFT Engineer Location: Remote Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineer to ...

K2 Space

Senior DFT Engineer

$170K - $250K/yr

Define and implement DFT architecture for mixed-signal SoCs, including scan, MBIST, LBIST, and boundary scan. * Lead RTL-level DFT insertion, scan chain insertion and optimization, test point ...

Broadcom

ASIC DFT Engineer

San Jose, CA

$141K - $226K/yr

The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...

Broadcom, Inc.

ASIC DFT Engineer

San Jose, CA · On-site

$141K - $226K/yr

The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...

Apple

SoC DFT Engineer

Austin, TX · On-site

Description As a DFT engineer we are involved with the complete DFT solution for a design project, you will have responsibilities spanning all aspects of semiconductor design. - Developing and ...

Apple

SoC DFT Engineer

Austin, TX

$175K - $311K/yr

Description As a DFT engineer we are involved with the complete DFT solution for a design project, you will have responsibilities spanning all aspects of semiconductor design. - Developing and ...

K2 Space

Senior DFT Engineer

Seattle, WA

$170K - $250K/yr

Define and implement DFT architecture for mixed-signal SoCs, including scan, MBIST, LBIST, and boundary scan. * Lead RTL-level DFT insertion, scan chain insertion and optimization, test point ...

Purple Hires Inc

Lead ASIC DFT Engineer

San Jose, CA · Remote

Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Below is the detailed for your reference - Experience 10+ years of hands-on experience in ASIC Design-for-Test ...

Phizenix

Staff DFT Engineer

Santa Clara, CA

What You Can Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based DFT implementation, including Scan Streaming Network (SSN) and IJTAG (IEEE 1687). This role ...

Phizenix

Staff DFT Engineer

Santa Clara, CA · On-site

$130K - $180K/yr

What You Can Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based DFT implementation, including Scan Streaming Network (SSN) and IJTAG (IEEE 1687). This role ...

Apple

SoC DFT Engineer

Austin, TX

$175K - $311K/yr

Description As a DFT engineer we are involved with the complete DFT solution for a design project, you will have responsibilities spanning all aspects of semiconductor design. - Developing and ...

Ambarella

Logic Design to support DFT features * Automate DFT Flows (Scan, Compression& MBIST) used forcomplex multi-million gate SoC * Verification of DFT Logic and analysis of fault coverage * Timing ...

Broadcom

DFT Engineer

Austin, TX

Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools. * Perform ATPG and pattern simulation for both MBIST and scan. * Collaborate with the ...

Infobahn SoftWorld Inc

DFT Engineer

Santa Clara, CA · On-site

• Implementation DFT structure, including Tessent EDT scan chains, Memory BIST and Logic BIST to ensure high test coverage and low test time • Generate Scan and MBIST test patterns using ATPG ...

next page

Showing results 1-20

All JobsDft Jobs

Dft information

See salary details

$69.5K

$78.1K

$85K

How much do dft jobs pay per year?

As of Jul 20, 2026, the average yearly pay for dft in the United States is $78,100.00, according to ZipRecruiter salary data. Most workers in this role earn between $74,000.00 and $82,000.00 per year, depending on experience, location, and employer.

What is the salary of DFT engineer in Nvidia?

The salary of a DFT (Design for Test) engineer at Nvidia typically ranges from $100,000 to $150,000 annually, depending on experience, location, and specific role responsibilities. Nvidia offers competitive compensation packages that may include bonuses and stock options, especially for engineers with specialized skills in verification and testing tools.

Is DFT a good career?

A DFT (Design for Test) engineer specializes in developing testing methods for electronic devices, often requiring knowledge of circuit design and testing tools. It can be a stable career with opportunities in electronics manufacturing and semiconductor industries, especially for those with technical skills and relevant certifications. Job prospects depend on industry demand and individual expertise.

What is the difference between Dft vs Draftsman?

AspectDftDraftsman
Required CredentialsTypically requires a diploma or certification in drafting or engineeringOften requires a diploma or technical training in drafting or architecture
Work EnvironmentWorks in engineering, construction, or manufacturing settingsWorks mainly in architectural or engineering offices
Industry UsageCommonly used in engineering, manufacturing, and construction industriesPrimarily used in architecture and civil engineering sectors
Job FocusDesigning and creating technical drawings for engineering projectsPreparing detailed architectural or structural drawings

In summary, Dft and Draftsman roles share similar skills and work environments, often requiring technical diplomas. Dft typically refers to a broader engineering drafting role, while Draftsman is more focused on architectural drawings. Both are essential in their respective industries for translating concepts into technical plans.

What are ftp jobs?

FTP jobs refer to positions that involve managing or working with File Transfer Protocol (FTP) servers, which are used to transfer files over a network. These roles often require knowledge of network protocols, server management, and security practices, and may involve tasks like uploading, downloading, and maintaining files on remote servers.

What are the key skills and qualifications needed to thrive as a Design for Test (DFT) Engineer, and why are they important?

To thrive as a Design for Test (DFT) Engineer, you need a solid background in digital design, VLSI concepts, and experience with ASIC/FPGA design, typically supported by a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys DFT Compiler, Mentor Tessent, and scripting languages like TCL or Python is essential, along with knowledge of test methodologies like scan insertion and ATPG. Strong problem-solving abilities, attention to detail, and effective communication skills help in debugging complex issues and collaborating across teams. These skills are vital for ensuring high-quality, testable hardware designs that meet production and reliability standards.

What are some common challenges faced by DFT (Design for Test) engineers when collaborating with design and verification teams?

DFT engineers often encounter challenges ensuring their test structures integrate seamlessly with the main design and verification flows. Balancing test coverage with minimal impact on design performance requires ongoing communication and compromise. Additionally, DFT engineers must frequently align on methodologies and resolve conflicts between testability requirements and design constraints, making cross-functional teamwork essential for success.

What is DFT role?

A DFT (Design for Test) engineer is responsible for designing integrated circuits and systems to facilitate testing and fault detection. They develop test strategies, create test patterns, and ensure manufacturability and reliability of electronic components, often using specialized tools and industry standards. The role requires knowledge of digital design, testing methodologies, and sometimes automation tools.

What are DFT engineers?

DFT engineers, or Design for Test engineers, are professionals in the semiconductor industry who specialize in designing and implementing testability features in integrated circuits (ICs) and systems-on-chip (SoCs). Their primary role is to ensure that chips can be efficiently and effectively tested for manufacturing defects after fabrication. This involves adding test structures, developing test methodologies, and working closely with design and verification teams to optimize test coverage and reduce the cost of testing. DFT engineers play a critical role in improving product quality and yield in chip manufacturing.
More about Dft jobs
What cities are hiring for Dft jobs? Cities with the most Dft job openings:
What are the most commonly searched types of Dft jobs? The most popular types of Dft jobs are:
What states have the most Dft jobs? States with the most job openings for Dft jobs include:
What job categories do people searching Dft jobs look for? The top searched job categories for Dft jobs are:
Dft jobs near you
Infographic showing various Dft job openings in the United States as of July 2026, with employment types broken down into 100% Contract. Highlights an 67% In-person, and 33% Remote job distribution, with an average salary of $78,100 per year, or $37.5 per hour.
ASIC DFT Engineer

ASIC DFT Engineer

Broadcom, Inc.

San Jose, CA • On-site

$141K - $226K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 16 days ago

Broadcom rating

8.7

Company rating: 8.7 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

11th of 143 rated electronics manufacturers

Job description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our San Jose, California, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.
The candidate would be required to work on various phases of SoC DFT related activities for APD's designs - DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.
Responsibilities:
  • Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
  • Responsibilities includes pattern generation & Verification at chip level, Rapid bring-up at ATE and RMA support
  • Working closely with STA and DI Engineers design closure for test
  • Generating, Verifying & Debugging Test vectors before tape release.
  • Validating & Debugging Test vectors on ATE during the silicon bring up phase
  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts
  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
  • Working closely with I/P DFT engineers & other stakeholders
  • Debugging customer returned parts on the ATE
  • Innovating newer DFT solutions to solve testability problems in 3nm & beyond
  • Automating DFT & Test Vector Generation flows

Skills/Experience:
  • Bachelors and 12+ years of related experience; or Masters degree and 10+ years of related experience
  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)
  • Logic BIST design and debug experience
  • Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)
  • Experience in Verilog coding, testbench generation & simulation
  • Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM)
  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
  • Basic knowledge Test-STA and constraints
  • Strong background on IEE1687, IJTAG, ICL and PDL
  • The ability to work in a multi-disciplined, cross-department environment
  • Solid knowledge in analog and digital circuit design, and device physics fundamentals
  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem solving, debug, root cause analysis and communication skills
  • Strong understanding of statistical process control and data analysis techniques to drive silicon yield improvements and quality metrics
  • Project management capabilities to track and prioritize competing deliverables across cross-functional stakeholders including Test Engineering, Reliability, and Operations.
  • Experience working on ATE is a plus
  • Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus
  • Experience working on Tessent SSN is a plus

Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $141,300 - $226,000.
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

What Broadcom employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply