1

Dft Jobs in California (NOW HIRING)

DFT Engineer Location:Santa Clara CA Duration:Long term Experience:8-15 Years Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan Key ...

Principal DFT Engineer-San Jose,CA We are hiring for a Principal DFT Engineer with strong Siemens Tessent experience for onsite opportunity in San Jose, CA. Key DFT Responsibilities & Skills: * Tool ...

DFT Engineer Location: Santa Clara, CA Work Arrangement: Onsite Experience : 5+ Years We are seeking an experienced DFT Engineer to join a cutting-edge Silicon Engineering team working on next ...

DFT Engineer Location : Austin,TX / San Jose,CA Duration : Long-term contract The Role We are seeking highly skilled and motivated Senior/Staff DFT (Design for Test) Engineers with a strong focus on ...

DFT Architect

San Jose, CA · On-site

$203K/yr

As a DFT Architect you will drive DFT architecture definitions of Scan, MBIST, PHY, high-speed/high-density IOs, communication controllers and FPGA logics of future AMD products. The role involves ...

DFT Architect

San Jose, CA · On-site

$180 - $260/hr

As a DFT Architect you will drive DFT architecture definitions of Scan, MBIST, PHY, high-speed/high-density IOs, communication controllers and FPGA logics of future AMD products. The role involves ...

DFT Engineers Location: Santa Clara, CA Remote/Onsite: Onsite Types of Hire: Fulltime - * Familiarity with the Siemens suite of DFT tools * DFT insertion for SCAN (with SSN) and MBIST * MBIST Repair ...

DFT Engineer

Sunnyvale, CA · On-site

$140 - $210/hr

As a Senior DFT Engineer at QFocus Technologies, you will be responsible for defining, architecting, and executing robust Design-for-Test strategies for high-performance SoCs/ASICs. You will work ...

DFT Engineer

Santa Clara, CA · On-site +1

$100K - $500K/yr

In this role, you will be responsible for DFT implementation using industry standard tools for high-speed CPU core design. This role is remote based out of the United States. We welcome candidates at ...

DFT Architect

San Jose, CA · On-site

$237K - $286K/yr

Drive DFT planning and integration aligned with power, timing, area, and test coverage goals. * Collaborate with RTL, Physical Design, Verification, and Product Engineering teams for seamless DFT ...

DFT Engineer

Santa Clara, CA · On-site

$65 - $130/hr

Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite) Employment Type: Long-Term Contract Interview Process: Virtual Interviews Compensation: Based on ...

DFT Engineer

San Jose, CA · On-site

$144K - $191K/yr

DFT Engineer San Jose, CA, San Diego, CA, Irvine, CA, Chandler, AZ Required Skills: * Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or ...

As a DFT Architect you will drive DFT architecture definitions of Scan, MBIST, PHY, high-speed/high-density IOs, communication controllers and FPGA logics of future AMD products. The role involves ...

DFT Engineer (Scan / MBIST / ATPG) Location: Mountain View CA DFT Engineer (Scan / MBIST / ATPG) We are seeking a DFT Engineer with hands-on experience in Scan, MBIST, ATPG generation, and pattern ...

DFT Intern

San Jose, CA · On-site

$17.50 - $23.50/hr

Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...

DFT Engineer

Santa Clara, CA · On-site

$65 - $130/hr

Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite) Employment Type: Long-Term Contract Interview Process: Virtual Interviews Compensation: Based on ...

Key skills for Lead ASIC DFT: please see these key words of in the project description for the profile consideration. "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern ...

DFT Engineers

Santa Clara, CA · On-site

$50 - $55/hr

DFT Engineers Location: Santa Clara, California Type: Contract Work Arrangement: Onsite Number of Openings: 9 & Skill Requirement Required Skills & Qualifications * 5+ years of hands-on experience in ...

Principal DFT Architect

San Jose, CA · On-site

$209.50 - $299.20/hr

About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next‑generation DFT architecture across Altera's most advanced FPGA, SoC ...

next page

Showing results 1-20

Dft information

See California salary details

$68.6K

$77.1K

$83.9K

How much do dft jobs pay per year?

As of Sep 6, 2026, the average yearly pay for dft in California is $77,077.00, according to ZipRecruiter salary data. Most workers in this role earn between $73,000.00 and $80,900.00 per year, depending on experience, location, and employer.

What is a DFT engineer?

DFT engineers, or Design for Test engineers, are professionals in the semiconductor industry who specialize in designing and implementing testability features in integrated circuits (ICs) and systems-on-chip (SoCs). Their primary role is to ensure that chips can be efficiently and effectively tested for manufacturing defects after fabrication. This involves adding test structures, developing test methodologies, and working closely with design and verification teams to optimize test coverage and reduce the cost of testing. DFT engineers play a critical role in improving product quality and yield in chip manufacturing.

What are the key skills and qualifications needed to thrive as a Design for Test (DFT) engineer?

To thrive as a Design for Test (DFT) Engineer, you need a solid background in digital design, VLSI concepts, and experience with ASIC/FPGA design, typically supported by a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys DFT Compiler, Mentor Tessent, and scripting languages like TCL or Python is essential, along with knowledge of test methodologies like scan insertion and ATPG. Strong problem-solving abilities, attention to detail, and effective communication skills help in debugging complex issues and collaborating across teams. These skills are vital for ensuring high-quality, testable hardware designs that meet production and reliability standards.

What are some common challenges faced by DFT engineers when collaborating with design and verification teams?

DFT engineers often encounter challenges ensuring their test structures integrate seamlessly with the main design and verification flows. Balancing test coverage with minimal impact on design performance requires ongoing communication and compromise. Additionally, DFT engineers must frequently align on methodologies and resolve conflicts between testability requirements and design constraints, making cross-functional teamwork essential for success.

What is the difference between Dft vs Draftsman?

AspectDftDraftsman
Required CredentialsTypically requires a diploma or certification in drafting or engineeringOften requires a diploma or technical training in drafting or architecture
Work EnvironmentWorks in engineering, construction, or manufacturing settingsWorks mainly in architectural or engineering offices
Industry UsageCommonly used in engineering, manufacturing, and construction industriesPrimarily used in architecture and civil engineering sectors
Job FocusDesigning and creating technical drawings for engineering projectsPreparing detailed architectural or structural drawings

In summary, Dft and Draftsman roles share similar skills and work environments, often requiring technical diplomas. Dft typically refers to a broader engineering drafting role, while Draftsman is more focused on architectural drawings. Both are essential in their respective industries for translating concepts into technical plans.

Is DFT a good career?

A DFT (Design for Test) engineer specializes in developing testing methods for electronic circuits and systems, often requiring knowledge of digital and analog testing techniques, CAD tools, and industry standards. It can be a stable career with opportunities in electronics manufacturing, semiconductor, and technology companies, especially for those with strong technical skills and certifications. The role typically involves problem-solving, attention to detail, and staying current with testing technologies.

Is DFT a good place to work?

DFT, as a job title, typically refers to a role such as a Design for Test engineer or a similar technical position. The work environment and job satisfaction depend on the company, industry, and specific role, but these positions often require technical skills and attention to detail. Overall, the suitability of DFT as a workplace varies based on individual preferences and organizational culture.

What are the most commonly searched types of Dft jobs in California?

The most popular types of Dft jobs in California are:

What job categories do people searching Dft jobs in California look for?

The top searched job categories for Dft jobs in California are:

What cities in California are hiring for Dft jobs?

Cities in California with the most Dft job openings:

Infographic showing various Dft job openings in California as of August 2026, with employment types broken down into 97% Full Time, 2% Contract, and 1% Nights. Highlights an 92% Physical, 5% Hybrid, and 3% Remote job distribution, with an average salary of $77,077 per year, or $37.1 per hour.

DFT Engineer

ComTec Information Systems

Santa Clara, CA • On-site

Contractor

Re-posted 17 days ago


Job description

Title: Design for Test (DFT) Engineer

Location: Hybrid (Travel to Santa Clara)

Duration: 1year

Key Skills & Experience

  • 3+ years of experience working as a DFT Engineer.
  • Hands-on experience with the Siemens Tessent (Mentor Graphics) DFT tool suite.
  • Strong understanding of DFT fundamentals, including controllability, observability, scan insertion, and scan-based testing.
  • Expertise in ATPG (Automatic Test Pattern Generation), including pattern generation, analysis, debugging, and fault coverage improvement.
  • Experience with MBIST (Memory Built-In Self-Test), including memory test architecture, implementation, and diagnostics.
  • Good knowledge of IO Test methodologies for interface and pin-level validation.
  • Strong understanding of Clock DFT and clock verification concepts.
  • Solid foundation in Digital Design and RTL (Verilog/SystemVerilog).
  • Experience with industry-standard DFT/ATPG EDA tools.
  • Experience in verification of DFT features, including Boundary Scan (JTAG), IJTAG, MBIST, High-Speed Scan Testing, and other DFT methodologies.
  • Excellent analytical, debugging, and problem-solving skills.