ZipRecruiter

Log In

1

Dft Intern Jobs (NOW HIRING)

Etched

DFT Intern

San Jose, CA · On-site

Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...

Etched

DFT Intern

San Jose, CA · On-site

Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...

Ambarella

Logic Design to support DFT features * Automate DFT Flows (Scan, Compression& MBIST) used forcomplex multi-million gate SoC * Verification of DFT Logic and analysis of fault coverage * Timing ...

Lyten, Inc.

Metrology Intern

San Jose, CA · On-site

$25 - $32/hr

Metrology Intern We are looking for a talented hands-on Metrology Intern that will be proactive ... analysis (BET, BJH, DFT), XRD, Raman spectroscopy, particle size analysis, TGA/DSC, IGA ...

Lyten, Inc.

Metrology Intern

San Jose, CA · On-site

$25 - $32/hr

Metrology Intern We are looking for a talented hands-on Metrology Intern that will be proactive ... analysis (BET, BJH, DFT), XRD, Raman spectroscopy, particle size analysis, TGA/DSC, IGA ...

People also search for

All JobsDft Intern Jobs

Dft Intern information

See salary details

$8

$17

$24

How much do dft intern jobs pay per hour?

As of Jun 5, 2026, the average hourly pay for dft intern in the United States is $17.04, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a DFT (Design for Test) Intern, and why are they important?

To thrive as a DFT Intern, you need a solid understanding of digital logic design, test methodologies, and a background in electrical engineering or computer engineering. Familiarity with hardware description languages (like Verilog or VHDL), EDA tools such as Synopsys or Cadence, and knowledge of scan insertion or ATPG techniques is typically required. Strong analytical skills, attention to detail, and effective communication help you collaborate with design teams and troubleshoot complex issues. These skills ensure you can efficiently contribute to creating testable, reliable integrated circuits, which is vital for product quality and manufacturability.

What types of projects or tasks can a DFT Intern expect to be assigned during their internship?

As a DFT (Design for Test) Intern, you can expect to work on a variety of tasks such as developing and validating test logic, assisting with scan insertion, running simulations to verify test coverage, and supporting the implementation of automated test patterns. Interns often collaborate closely with senior DFT engineers, RTL designers, and verification teams to optimize testability and fault coverage of integrated circuits. These projects provide practical exposure to industry-standard tools and methodologies, making it an excellent opportunity to build relevant skills for a future career in semiconductor design or verification.

What is a DFT Intern?

A DFT Intern is a student or entry-level professional who assists in the Design for Testability (DFT) process within semiconductor or hardware design teams. Their primary responsibilities include supporting the implementation and verification of DFT techniques such as scan insertion, boundary scan, and built-in self-test (BIST) in integrated circuits. DFT Interns work closely with design and verification engineers to ensure chips are testable and meet quality standards. The role is ideal for those studying electrical engineering or computer engineering with an interest in VLSI and hardware design.

What is the difference between Dft Intern vs Mechanical Engineering Intern?

AspectDft InternMechanical Engineering Intern
Required CredentialsTypically pursuing or holding a degree in design, engineering, or related fieldsUsually enrolled in or holding a degree in mechanical engineering or related disciplines
Work EnvironmentDesign studios, CAD labs, or engineering departmentsManufacturing plants, engineering offices, or R&D labs
Employer & Industry UsageDesign firms, engineering consultancies, manufacturing companiesAutomotive, aerospace, manufacturing industries
Common Search & ComparisonOften compared with Mechanical Engineering Intern due to overlapping skills and industry

The Dft Intern and Mechanical Engineering Intern roles share similarities in educational background and industry usage. However, Dft Interns focus more on design and drafting tasks, while Mechanical Engineering Interns are involved in broader engineering projects. Both positions provide valuable industry experience, but their specific responsibilities and work environments differ based on their focus areas.

What cities are hiring for Dft Intern jobs? Cities with the most Dft Intern job openings:
What are the most commonly searched types of Dft jobs? The most popular types of Dft jobs are:
What states have the most Dft Intern jobs? States with the most job openings for Dft Intern jobs include:
Dft Intern jobs near you

DFT Intern

Etched

San Jose, CA • On-site

Other

Posted 22 days ago

Job description

About Etched

Etched is building the world’s first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams, contribute to DFT verification (including MBIST, Scan, BSCAN, and SSN simulations), and develop flows for various ATPG fault models. You do not necessarily need prior DFT experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Summer '26, Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor's, Master's, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with a hardware description language (Verilog or SystemVerilog)

  • Exposure to ASIC or SoC design concepts

  • Familiarity with digital logic design fundamentals

  • Familiarity with standard ASIC design flow steps (synthesis, STA, DFT)

  • Familiarity with scripting in Python, Tcl, or another language

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Knowledge of DFT concepts such as MBIST, scan insertion, and scan compression

  • Experience with Tessent or similar DFT tooling

  • Familiarity with ATPG fault models (SAF, TDF, BDF, IDDQ, PDF)

  • Exposure to DFT flow automation or regression infrastructure

  • Familiarity with clocking and reset schemes

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact internships@etched.com.

How we’re different

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.