ZipRecruiter

Log In

1

Uvm Verification Jobs (NOW HIRING)

AvicenaTech

ASIC Design Verification Engineer

Sunnyvale, CA · On-site

$159.60K - $194.80K/yr

Develop comprehensive and reusable verification environments (Testbenches) from scratch using advanced methodologies like UVM (Universal Verification Methodology). * Verification Planning: Work ...

Apple

Design Verification Engineer

San Diego, CA

$171.60K - $302.20K/yr

Working on innovative baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for quality and efficiency. You'll ...

Apple

Design Verification Engineer

San Diego, CA

$120.30K - $210.10K/yr

Working on innovative baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for quality and efficiency. You'll ...

Apple

Design Verification Engineer

San Diego, CA

$171.60K - $302.20K/yr

Working on innovative baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for quality and efficiency. You'll ...

Marvell

Sr. Staff Verification Engineer

Santa Clara, CA

$159.70K/yr

DevelopSystemVerilog/UVM verification environments for complex SoCs, from block-level IPs through full-chip integration * Create detailed verification plans for block, IP, and SoC-level projects ...

Apple

Design Verification Engineer

San Diego, CA

$120.30K - $210.10K/yr

Working on innovative baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for quality and efficiency. You'll ...

next page

Showing results 1-20

People also search for

All JobsUvm Verification Jobs

Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do uvm verification jobs pay per year?

As of May 31, 2026, the average yearly pay for uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is a UVM Verification job?

A UVM Verification job involves verifying the functionality of digital hardware designs using the Universal Verification Methodology (UVM). Engineers in this role create testbenches, write SystemVerilog code, and develop constrained-random and directed tests to validate chip designs. They work closely with design teams to find and debug issues before fabrication, ensuring high-quality and reliable silicon. UVM verification is essential in industries like semiconductors, automotive, and communications to meet performance and reliability standards.

What are the key skills and qualifications needed to thrive in the Uvm Verification position, and why are they important?

To thrive as a UVM Verification engineer, you need a solid background in digital design fundamentals, SystemVerilog, and deep expertise in the Universal Verification Methodology (UVM), often backed by a degree in Electrical or Computer Engineering. Familiarity with simulation tools such as Mentor Questa or Synopsys VCS, as well as version control systems and UVM-specific certifications, is highly valuable. Strong analytical abilities, attention to detail, teamwork, and effective communication are important soft skills in this field. These competencies ensure robust, efficient verification of complex hardware designs, leading to higher product quality and successful project outcomes.

What are the typical day-to-day responsibilities of a UVM Verification engineer?

As a UVM Verification engineer, your day-to-day tasks generally include developing test benches, writing and executing test cases, analyzing simulation results, and debugging issues using UVM methodologies. You'll collaborate closely with design engineers to understand specifications and verify that the hardware operates as intended, and you may also contribute to code reviews and continuous integration processes. In addition to technical development, regular meetings for planning, status updates, and issue resolution are common. This role offers opportunities to mentor junior team members and stay up to date with the latest verification techniques and tools, fostering both team and personal growth.
More about Uvm Verification jobs
What cities are hiring for Uvm Verification jobs? Cities with the most Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Uvm Verification jobs? States with the most job openings for Uvm Verification jobs include:
What job categories do people searching Uvm Verification jobs look for? The top searched job categories for Uvm Verification jobs are:
Uvm Verification jobs near you
Infographic showing various Uvm Verification job openings in the United States as of May 2026, with employment types broken down into 4% Internship, 18% Full Time, 4% Part Time, 11% Temporary, 56% Contract, and 7% Nights. Highlights an 96% Physical, and 4% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
Senior Debug Verification Engineer

Senior Debug Verification Engineer

Altera

San Jose, CA

$149.10K - $215K/yr

Full-time

Posted 13 days ago

Job description

Job Details:Job Description:

About Altera

At Altera, our independence as the world's largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

As a Sr. Debug Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls.

Key Responsibilities:

  • Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification.

  • Create testcase and testbench with UVM methodology

  • Fullchip/system functional verification, by defining verification strategies/methodologyand test plan to enable effective verification

  • Experience with Design for Debug (JTAG, High speed USB, PCIe based debug,Visualization of Internal Signal) architecture and design verification of same.

  • Experience with ARM and RISC Debug Architectures is desired with focus on design verification.

  • Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position.

  • Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan

  • Experience on Emulation will be an add on.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$149,100 - $215,000USD

We use artificial intelligence to screen, assess, or select applicants for the position.Applicants must be eligible for any required U.S. export authorizations.

#MD-1

Qualifications:

Minimum Qualifications

  • 8+ years of experience with complex ASIC designs and/or verification

  • 8+ years of experience with SystemVerilog language

  • 8+ years of experience on UVM verification methodology, and formal verification method

  • 8+ years of experience scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable.

  • Strong communication skills and the ability to work with a team spread across different geography sites

Job Type: RegularShift:Shift 1 (United States of America)Primary Location:San Jose, California, United StatesAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Apply