ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs (NOW HIRING)

Cerebras Systems

Lead RTL Design Engineer

Sunnyvale, CA · Hybrid

$175K - $275K/yr

About The Role As a lead front-end design engineer, you will be a key part of the world-class team ... The role also requires close collaboration and management of external ASIC vendor. You will ...

iFlow Inc

Power Engineer (RTL Design)

Sunnyvale, CA · On-site

ASIC/SOC power engineers with experience on tools like PTPX / RTL-A. • We are seeking a highly skilled and motivated Contract Worker for RTL Design and Verification with expertise in power ...

New

Jobsbridge

ASIC Engineer

San Jose, CA

$194.60K/yr

ASIC Engineer Location: San Jose, CA Duration: 6 Months Minimum Required Skills ... ASIC Design, FPGA, RTL Design, Chip Architecture, ASIC, Implementation,Synthesis /Conformal ...

Apple

ASIC Design Engineer - Pixel IP DMA

Cupertino, CA

$126.80K - $190.90K/yr

... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...

Apple

ASIC Design Engineer - Pixel IP DMA

Cupertino, CA

$147.40K - $272.10K/yr

... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...

Mythic

RTL Design Engineer

Palo Alto, CA

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Synopsys

ASIC Digital Design Architect

Austin, TX · On-site +1

$181K - $271K/yr

Date posted 05/11/2026 Category Engineering Hire Type Employee Job ID 15036 Base Salary Range ... Defining and developing ASIC RTL design and verification at both chip and block levels. * Creating ...

Etched

RTL Design Engineer

San Jose, CA · On-site

$150K - $275K/yr

Job Summary As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...

next page

Showing results 1-20

People also search for

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs

Internship Asic Rtl Design Engineer information

See salary details

$94K

$150.2K

$202K

How much do internship asic rtl design engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for internship asic rtl design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Internship ASIC RTL Design Engineer, and why are they important?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What types of projects and responsibilities can an intern expect as an ASIC RTL Design Engineer?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What is an Internship ASIC RTL Design Engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

More about Internship Asic Rtl Design Engineer jobs
What cities are hiring for Internship Asic Rtl Design Engineer jobs? Cities with the most Internship Asic Rtl Design Engineer job openings:
What are the most commonly searched types of Asic Rtl Design Engineer jobs? The most popular types of Asic Rtl Design Engineer jobs are:
What states have the most Internship Asic Rtl Design Engineer jobs? States with the most job openings for Internship Asic Rtl Design Engineer jobs include:
What job categories do people searching Internship Asic Rtl Design Engineer jobs look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs are:
Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in the United States as of May 2026, with employment types broken down into 93% Full Time, 2% Part Time, and 5% Contract. Highlights an 54% Physical, 33% Hybrid, and 13% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.
16218 - ASIC Digital Design, Sr Manager

16218 - ASIC Digital Design, Sr Manager

Synopsys

Sunnyvale, CA • On-site

$204K - $306K/yr

Full-time

Posted 20 days ago

Job description

General Information
Job Title
ASIC Digital Design, Sr Manager
Job ID
16218
City
Sunnyvale
State/Province
California
Date Posted
12-Mar-2026
Job Category
Engineering
Job Subcategory
ASIC Digital Design
Hire Type
Employee
Remote Eligible
No
Base Salary Range: $204000 - $306000
Descriptions & Requirements
Job Description and Requirements
You Are:
You are an experienced ASIC Digital Design Manager with strong hands-on expertise in USB digital design and architecture, capable of leading a team while remaining deeply engaged in technical execution. You bring extensive experience defining and implementing RTL and micro-architecture for complex, high-speed interface IP, combined with proven team-lead and people-management skills.
You setting technical direction with your team, making architectural trade-offs, and driving design decisions . You are comfortable working directly with RTL, reviewing detailed design implementations, and guiding engineers through complex debug and convergence challenges. Your background includes exposure to USB or similar protocols.
As a experienced leader, you foster a culture of accountability, collaboration, and technical excellence. You mentor engineers through hands-on guidance and design reviews, communicate clearly across disciplines, and work closely with cross-functional teams to deliver high-quality, silicon-proven USB IP .
What You'll Be Doing:
Leading and managing a team of ASIC digital design engineers, providing day-to-day technical guidance, mentoring, and performance management.
• Owning USB digital architecture and RTL design execution, remaining hands-on while leading design efforts at block, subsystem, and IP-integration levels.
• Defining micro-architecture, design specifications, and implementation approaches for high-performance, power-efficient, and scalable PCIe designs.
• Leading end-to-end digital design activities, including architecture definition, RTL development, debug, design convergence, and post-silicon support.
• Planning and prioritizing design work, balancing hands-on technical involvement with team execution, schedules, and resource needs.
• Driving design quality through rigorous design reviews, coding standards, and RTL maintainability practices.
• Collaborating closely with verification, validation teams to ensure smooth IP integration and silicon success.
• Coaching and developing engineers through hands-on technical mentoring, design feedback, and career development discussions.
• Promoting a culture of technical ownership, accountability, and continuous improvement within the team.
• Identifying opportunities to improve AI- driven design methodologies, workflows, and productivity, while keeping focus on design execution.
• Communicating design status, technical risks, and trade-offs effectively to senior management and cross-functional stakeholders.
The Impact You Will Have:
• Deliver industry-leading USB digital IP with high performance, robustness, and scalability.
• Drive strong architectural and design execution for USB IP used by leading customers.
• Improve design quality, predictability, and execution efficiency through strong technical leadership.
• Build and lead a highly capable ASIC digital design team with deep USB expertise.
• Strengthen Synopsys' position as a leader in high-speed interface IP across commercial, enterprise, and automotive markets.
What You'll Need:
• Bachelor's degree in Electrical Engineering (BSEE) with 12+ years of experience, or Master's degree (MSEE) with 10+ years.
• Demonstrated experience as a team lead or people manager in an ASIC digital design environment.
• Extensive hands-on ASIC RTL design experience, with direct ownership of complex digital designs.
• Deep expertise in USB digital design and architecture or similar protocols.
• Strong understanding of ASIC design fundamentals including clocking, resets, low-power techniques, and design for test.
• Experience with AI-driven tools, flows and methodologies. Familiarity with scripting languages (Perl, TCL, Python) for design automation is a plus.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.
Synopsys logo

About Synopsys

Sourced by ZipRecruiter

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software partner for creative companies developing the electronic products and software applications we rely on every single day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer building advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver exceptional, secure products for the era of connected everything. The company is headquartered in Mountain View, California, and has approximately 113 offices located throughout North America, South America, Europe, Japan, Asia and India. Since 1986, Synopsys has been at the heart of accelerating electronics innovation with engineers around the world having used Synopsys technology to successfully design and create billions of chips and systems that are found in the electronics that people rely on every single day.

Industry

Computer and computer peripheral equipment and software wholesalers

Company size

10,000+ Employees

Headquarters location

Mountain View, CA, US

Year founded

1986

Social media

FacebookTwitter

View All Synopsys Jobs

Apply