ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Massachusetts

Teradyne

RTL Design Engineer

Reading, MA · On-site

$123K - $196K/yr

Opportunity Overview Teradyne's Silicon Technology Engineering (STE), Digital ASIC Group is ... Developing specifications, micro-architecture, and RTL design of mission critical blocks in ...

Teradyne

RTL Design Engineer

North Reading, MA

$123K - $196K/yr

Opportunity Overview Teradyne's Silicon Technology Engineering (STE), Digital ASIC Group is ... Developing specifications, micro-architecture, and RTL design of mission critical blocks in ...

Apple

RTL Design Engineer

Waltham, MA · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA

$116K - $203K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA

$165K - $292K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Nvidia

Senior ASIC Hardware Design Engineer

Westford, MA · On-site

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading ... Implement in RTL and debug while collaborating with the verification team to ensure that the design ...

Cisco

ASIC Physical Design Engineer

Maynard, MA · On-site

$128K - $184K/yr

... Design Engineer with Acacia, you will focus on the technical execution of high-performance ASIC ... Implement end-to-end RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm) * Perform ...

Cisco

ASIC Physical Design Engineer

Maynard, MA

$128K - $184K/yr

... Design Engineer with Acacia, you will focus on the technical execution of high-performance ASIC ... Implement end-to-end RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm) * Perform ...

Apple

DDR Design Engineer

Waltham, MA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Massachusetts

Internship Asic Rtl Design Engineer information

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Massachusetts? The most popular types of Asic Rtl Design Engineer jobs in Massachusetts are:
What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Massachusetts? For Internship Asic Rtl Design Engineer jobs in Massachusetts, the most frequently searched job titles are:
What job categories do people searching Internship Asic Rtl Design Engineer jobs in Massachusetts look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs in Massachusetts are:
Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in Massachusetts as of July 2026, with employment types broken down into 21% As Needed, 71% Full Time, 4% Part Time, 3% Contract, and 1% Summer. Highlights an 86% Physical, 8% Hybrid, and 6% Remote job distribution.

RTL Design Engineer

Teradyne

Reading, MA • On-site

$123K - $196K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 14 days ago

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!
We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.
Our PurposeTERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.
We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team - one that makes better decisions, drives innovation and delivers better business results.Opportunity OverviewTeradyne's Silicon Technology Engineering (STE), Digital ASIC Group is responsible for developing advanced node ASICs for Teradyne next generation products such as SOC and Memory Test Instruments. Teradyne's products in many ways must be ahead of the semiconductor industry in order for our customers to ship production chips/products. You will join a best-in-class Digital team as a RTL Designer working in collaboration with an Analog team and product architects to develop Teradyne's next generation large Mixed Signal ASICs. You will be involved in all phases of development including specification, architecture, design, verification, physical design, and silicon bringup, and will have cutting-edge AI tools available to optimize your productivity.
Responsibilities:
  • Developing specifications, micro-architecture, and RTL design of mission critical blocks in collaboration with the chip architect
  • Integration of industry standard and Teradyne custom IPs
  • Collaborating with the verification team on test plans, debug support and coverage closure to ensure high quality RTL and first pass silicon success
  • Providing timing constraints and STA support to the Physical Design team through timing closure
  • Providing post silicon lab bringup and debug support

All About YouWe seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us in this mission, take a closer look at the minimum criteria for the position.
  • BSEE or MSEE in Electrical Engineering or related field with 5+ years of experience.
  • Extensive logic design experience writing RTL in Verilog
  • Design of state machines, FIFOs, high speed data paths and arbitration logic and DFT
  • Experience with logic synthesis and timing constraints
  • Experience with clock domain crossings (CDC) and static timing analysis (STA)
  • Experience with high speed memory and serial
  • Experience with automation through scripting such as Python, Tcl & Make

Compensation: The base salary range for this role is $123,100 - $196,900. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits: Teradyne offers a variety of comprehensive health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details
We are an equal-opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform crucial job functions, and to receive other benefits and privileges of employment.

Apply