ZipRecruiter

Log In

1

Temporary Asic Rtl Design Engineer Jobs in Massachusetts

Teradyne

RTL Design Engineer

Reading, MA · On-site

$123K - $196K/yr

Opportunity Overview Teradyne's Silicon Technology Engineering (STE), Digital ASIC Group is ... Developing specifications, micro-architecture, and RTL design of mission critical blocks in ...

Teradyne

RTL Design Engineer

North Reading, MA

$123K - $196K/yr

Opportunity Overview Teradyne's Silicon Technology Engineering (STE), Digital ASIC Group is ... Developing specifications, micro-architecture, and RTL design of mission critical blocks in ...

ALKU

ASIC/FPGA Design Manager

North Reading, MA · On-site

$126K - $173K/yr

This role will lead a team of approximately 5-10 FPGA engineers while partnering closely with ... Drive FPGA architecture, RTL development, verification, implementation, integration, and release ...

New

Apple

RTL Design Engineer

Waltham, MA · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA

$114K - $199K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA

$162K - $286K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Analogdevices

Digital Design Engineer

Wilmington, MA

$148K/yr

... for ASIC/SoC, with track record of successful tapeouts. * Expertise in RTL design (SystemVerilog), logic synthesis, and digital verification methodologies with Cadence tools. * Experience with ...

Cisco

ASIC Physical Design Engineer

Maynard, MA · On-site

$135K - $195K/yr

... Design Engineer with Acacia, you will focus on the technical execution of high-performance ASIC ... Implement end-to-end RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm) * Perform ...

Cisco

ASIC Physical Design Engineer

Maynard, MA

$135K - $195K/yr

... Design Engineer with Acacia, you will focus on the technical execution of high-performance ASIC ... Implement end-to-end RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm) * Perform ...

Apple

DDR Design Engineer

Waltham, MA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple

DDR Design Engineer

Waltham, MA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsTemporary Asic Rtl Design Engineer JobsTemporary Asic Rtl Design Engineer Jobs in Massachusetts

Temporary Asic Rtl Design Engineer information

What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?

AspectTemporary Asic Rtl Design EngineerTemporary FPGA Design Engineer
Primary FocusDesigning RTL code for ASIC chipsDesigning FPGA logic and configurations
Skills & CertificationsVerilog/VHDL, ASIC design flow, simulation toolsVerilog/VHDL, FPGA development tools, synthesis
Work EnvironmentSemiconductor companies, ASIC design teamsFPGA development labs, prototyping environments
Industry UsageUsed in high-volume chip manufacturingUsed for prototyping, testing, and low-volume products

Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Massachusetts? The most popular types of Asic Rtl Design Engineer jobs in Massachusetts are:
What are popular job titles related to Temporary Asic Rtl Design Engineer jobs in Massachusetts? For Temporary Asic Rtl Design Engineer jobs in Massachusetts, the most frequently searched job titles are:
What job categories do people searching Temporary Asic Rtl Design Engineer jobs in Massachusetts look for? The top searched job categories for Temporary Asic Rtl Design Engineer jobs in Massachusetts are:
What cities in Massachusetts are hiring for Temporary Asic Rtl Design Engineer jobs? Cities in Massachusetts with the most Temporary Asic Rtl Design Engineer job openings:
Temporary Asic Rtl Design Engineer jobs near you
RTL Design Engineer

RTL Design Engineer

Teradyne

Reading, MA • On-site

$123K - $196K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 22 days ago

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!
We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.
Our PurposeTERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.
We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team - one that makes better decisions, drives innovation and delivers better business results.Opportunity OverviewTeradyne's Silicon Technology Engineering (STE), Digital ASIC Group is responsible for developing advanced node ASICs for Teradyne next generation products such as SOC and Memory Test Instruments. Teradyne's products in many ways must be ahead of the semiconductor industry in order for our customers to ship production chips/products. You will join a best-in-class Digital team as a RTL Designer working in collaboration with an Analog team and product architects to develop Teradyne's next generation large Mixed Signal ASICs. You will be involved in all phases of development including specification, architecture, design, verification, physical design, and silicon bringup, and will have cutting-edge AI tools available to optimize your productivity.
Responsibilities:
  • Developing specifications, micro-architecture, and RTL design of mission critical blocks in collaboration with the chip architect
  • Integration of industry standard and Teradyne custom IPs
  • Collaborating with the verification team on test plans, debug support and coverage closure to ensure high quality RTL and first pass silicon success
  • Providing timing constraints and STA support to the Physical Design team through timing closure
  • Providing post silicon lab bringup and debug support

All About YouWe seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us in this mission, take a closer look at the minimum criteria for the position.
  • BSEE or MSEE in Electrical Engineering or related field with 5+ years of experience.
  • Extensive logic design experience writing RTL in Verilog
  • Design of state machines, FIFOs, high speed data paths and arbitration logic and DFT
  • Experience with logic synthesis and timing constraints
  • Experience with clock domain crossings (CDC) and static timing analysis (STA)
  • Experience with high speed memory and serial
  • Experience with automation through scripting such as Python, Tcl & Make

Compensation: The base salary range for this role is $123,100 - $196,900. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits: Teradyne offers a variety of comprehensive health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details
We are an equal-opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform crucial job functions, and to receive other benefits and privileges of employment.

Apply