ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Massachusetts

VIVA USA INC

RTL Design Engineer

Boxborough, MA · On-site

The client is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of ...

Apple

RTL Design Engineer

Waltham, MA · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple

RTL Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Apple Inc.

RTL Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Conductor

ASIC Design Engineer

Boston, MA · On-site

We're looking for ASIC design engineers to contribute to and own blocks in the development of the A-0 and A-1 wafer products, across both the XPU, memory chiplet and other dies on the wafer. Ideal ...

Apple

DDR Design Engineer

Waltham, MA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Cynet Systems

Hardware Design Engineer 2

Boxborough, MA · On-site

$60.71 - $65/hr

Digital design engineering experience. * Experienced with Verilog, System Verilog, C, and C ... Perform RTL design for memory I/O PHY. * Develop Digital Architecture from pathfinding, coding, and ...

Apple

Timing Design Engineer

Waltham, MA · On-site

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...

Apple

DDR Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple Inc.

DDR Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

CYNET SYSTEMS

Hardware Design Engineer 2

Boxborough, MA · On-site

$60.71 - $65/hr

Perform RTL design for memory I/O PHY. Develop Digital Architecture from pathfinding, coding, and verification to physical implementation. Execute PHY link layer design, implementation, and ...

CYNET SYSTEMS

Hardware Design Engineer 2

Boxborough, MA · On-site

$60 - $65/hr

Digital design engineering experience. * Experienced with Verilog, System Verilog, C, and C ... Perform RTL design for memory I/O PHY. * Develop Digital Architecture from pathfinding, coding, and ...

New

CYNET SYSTEMS

Hardware Design Engineer 2

Boxborough, MA · On-site

$60 - $65/hr

Digital design engineering experience. * Experienced with Verilog, System Verilog, C, and C ... Perform RTL design for memory I/O PHY. * Develop Digital Architecture from pathfinding, coding, and ...

New

Apple

Timing Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...

Apple Inc.

Timing Design Engineer

Waltham, MA · On-site

$116K - $203K/yr

Waltham, Massachusetts, United States Hardware Description As an ASIC STA Engineer, you will have ... You will closely interact with RTL designer to understand design intent and clock structure, with ...

Apple

Timing Design Engineer

Waltham, MA · On-site

$165K - $292K/yr

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Massachusetts

Entry Level Asic Rtl Design Engineer information

What does an entry level ASIC RTL design engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an entry level ASIC RTL design engineer?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What are some typical challenges faced by entry level ASIC RTL design engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Massachusetts?

The most popular types of Asic Rtl Design Engineer jobs in Massachusetts are:

What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Massachusetts?

For Entry Level Asic Rtl Design Engineer jobs in Massachusetts, the most frequently searched job titles are:

What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in Massachusetts look for?

The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in Massachusetts are:

What cities in Massachusetts are hiring for Entry Level Asic Rtl Design Engineer jobs?

Cities in Massachusetts with the most Entry Level Asic Rtl Design Engineer job openings:

Entry Level Asic Rtl Design Engineer jobs near you

RTL Design Engineer

Boxborough, MA • On-site

VIVA USA INC
IT Services • 51 - 200 employees
Learn more about VIVA USA INCexternal

Contractor

Posted 4 days ago

Job description

Hybrid: 2-3 days onsite
THE ROLE:
The client is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.
THE PERSON:
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
RTL design for memory I/O
PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
PHY link layer design, implementation & verification with Analog and System architect.
PHY Analog/Digital co-design
Digital design and RTL coding
Timing Synthesis & Drive Physical implementation
Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
Estimate the time required to write the new feature tests and any required changes to the test environment
Build the unit tests
Debug design failures to determine the root cause; work with DV and firmware engineers to resolve design defects and correct any test issues
PREFERRED EXPERIENCE:
Digital design engineering experience
Experienced with Verilog, System Verilog, C, and C++
Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plus
Knowledge of clocking architectures, synchronization, and CDC methodology
Experience with synthesis, Timing closure
SERDES, DDR, Memory Controller, or MAC Design experience is preferred
Proficient in debugging firmware and RTL code using simulation tools
Strong understanding of computer organization/architecture.
Mixed signal RTL, Low power design experience is a plus
Exposure to leadership or mentorship is an asset
?
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering
Notes:
Hybrid: 2-3 days onsite
VIVA is an equal opportunity employer. All qualified applicants have an equal opportunity for placement, and all employees have an equal opportunity to develop on the job. This means that VIVA will not discriminate against any employee or qualified applicant on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability or protected veteran status

Apply