ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Massachusetts

Marvell

Senior Engineer, Physical Design

Westborough, MA

$140.10K - $144.20K/yr

Your Team, Your Impact Built on decades of expertise and execution, Marvell's custom Processor/ASIC ... Every day, you'll be working hands-on to triage workflows, whether you're running RTL code through ...

Pentangle Tech

FPGA Engineer - Camera/Vision Systems

Boston, MA · On-site

$141.20K - $181.40K/yr

FPGA Engineer - Camera/Vision Systems Location: Boston MA Duration: Long Term Client: Amazon ... RTL design, verification, timing analysis, lab bring-up, and validation. * Proficiency in Verilog ...

Belcan

Entry-Level Mechanical Engineer

Lynn, MA · On-site

$70.72K/yr

An Entry-Level Mechanical Engineer job in Lynn, MA is currently available at Belcan. This is a ... Participate in the entire design cycle of mechanical subsystems, including conceptual and detailed ...

Apple

CPU Design Verification Engineer

Cambridge, MA · On-site

$148.60K - $181.40K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test environments • Develop tests in assembly, C, or vectors according to test plans • Develop ...

Nokia

SoC/FPGA Engineer 2

Westford, MA · On-site

$135.10K - $173.60K/yr

Writing detailed design, functional, and programming guideline specifications; * Design ... Proven track record of delivering CPLD/FPGA/ASIC designs from RTL, through simulation, synthesis ...

Nokia

SoC/FPGA Engineer 2

Westford, MA

$135.10K - $173.60K/yr

... design to support its scalable IP routing solutions for access, aggregation, edge, and core ... Proven track record of delivering CPLD/FPGA/ASIC designs from RTL, through simulation, synthesis ...

next page

Showing results 1-20

People also search for

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Massachusetts

Entry Level Asic Rtl Design Engineer information

What are the key skills and qualifications needed to thrive as an Entry Level ASIC RTL Design Engineer, and why are they important?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What are some typical challenges faced by Entry Level ASIC RTL Design Engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an Entry Level ASIC RTL Design Engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Massachusetts? The most popular types of Asic Rtl Design Engineer jobs in Massachusetts are:
What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Massachusetts? For Entry Level Asic Rtl Design Engineer jobs in Massachusetts, the most frequently searched job titles are:
What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in Massachusetts look for? The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in Massachusetts are:
What cities in Massachusetts are hiring for Entry Level Asic Rtl Design Engineer jobs? Cities in Massachusetts with the most Entry Level Asic Rtl Design Engineer job openings:
Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Massachusetts as of May 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution.
Senior Engineer, Physical Design

Senior Engineer, Physical Design

Marvell

Westborough, MA

$140.10K - $144.20K/yr

Full-time

Medical, Retirement, PTO

Posted 25 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications.

What You Can Expect

You will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. Every day, you'll be working hands-on to triage workflows, whether you're running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip, analyzing performance by running timing analysis, verifying a robust power grid by performing EMIR analysis, etc. There are many sign-off checks that need to happen to verify that the database is ready to move on to the next level, and it's your responsibility to review completed runs for errors or create optimizations from successful runs.

We are hiring for multiple office locations. This is a full-time, on-site role, and employees are expected to work at their designated team location. Relocation assistance is available for qualified candidates.

What We're Looking For

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields, or the equivalent work experience that provides knowledge and exposure to theories, principles and conceptsExperience in physical design with a focus on block-level PNR for advanced CMOS process nodes (e.g., 7nm, 5nm, or below)

  • Working experience with industry-standard EDA tools for physical design, including Cadence Genus and Innovus, and Synopsys Design Compier, IC Compiler and Fusion Compiler

  • Working knowledge of static timing analysis tools such as Tempus or PrimeTime and EM/IR-Drop/Crosstalk analysis tools like Voltus or PrimeRail is advantageous

  • Working knowledge of physical verification and formal verification tools (e.g., Calibre, LEC, Formality) is advantageous

  • Enjoy learning by doing the work and having access to guides and a mentor

  • Be willing to raise your hand and volunteer for learning opportunities you may not have experienced before

Expected Base Pay Range (USD)

89,360 - 133,900, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-VM1

Apply