ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Missouri

Jobtailor

Senior ASIC Design Engineer

California, MO · On-site

$168 - $310.50/hr

We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design ... Craft micro‑architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean ...

Jobtailor

ASIC DFx & Test Architect Lead

California, MO · On-site

$150 - $230/hr

... engineering team to meet the power, performance, and area goals for products. * Design, document ... Lead the RTL implementation from the architecture specifications and required RTL quality checks ...

Jobtailor

Physical Design Engineer

California, MO · On-site

$110 - $190/hr

Perform physical design implementation of custom IP and SoC designs from RTL to GDS. * Execute ... Requirements * Bachelor's or BS degree in Electrical Engineering, Computer Engineering, or a ...

Cochran

Design Engineer

Union, MO · On-site

We are seeking a motivated and detail-oriented Design Engineer to join our civil engineering design ... Previous internship or co-op experience with a civil engineering or consulting firm * Familiarity ...

Cochran

Design Engineer

Union, MO

We are seeking a motivated and detail-oriented Design Engineer to join our civil engineering design ... Previous internship or co-op experience with a civil engineering or consulting firm * Familiarity ...

Jobtailor

Hardware Emulation Architect

California, MO · On-site

$140 - $210/hr

... Engineering or Design Engineering experience * Strong experience with RTL design and debug * Hands‑on experience with hardware emulation platforms * Solid understanding of SoC architecture ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Missouri

Internship Asic Rtl Design Engineer information

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Missouri?

The most popular types of Asic Rtl Design Engineer jobs in Missouri are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Missouri?

For Internship Asic Rtl Design Engineer jobs in Missouri, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Missouri look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Missouri are:

What cities in Missouri are hiring for Internship Asic Rtl Design Engineer jobs?

Cities in Missouri with the most Internship Asic Rtl Design Engineer job openings:

Internship Asic Rtl Design Engineer jobs near you

Senior ASIC Design Engineer

Jobtailor

California, MO • On-site

$168 - $310.50/hr

Other

Posted 17 days ago

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Its legacy of innovation is fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self‑driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design Engineers to implement the world’s leading SoC’s, GPU’s and ASIC’s. This position offers the opportunity to have real impact in a multifaceted, technology‑focused company impacting product lines ranging from consumer graphics to self‑driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing!

What you’ll be doing:
  • As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications.
  • Analyze architectural trade‑offs based on features, performance requirements and system limitations.
  • Craft micro‑architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.
  • Collaborate and coordinate with architects, other designers, pre‑ and post‑silicon verification teams, synthesis, timing and back‑end teams to accomplish your tasks.
  • Work on critical designs which are integral to our LLM performance such as real‑time numeric processing, data flow processing, interrupt controllers, and DMA engines.
  • Architect features to help silicon debug and support post‑silicon validation activities.
What we need to see:
  • Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science.
  • 8+ years of relevant work experience.
  • Experience in micro‑architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks.
  • Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low‑power design and timing analysis.
  • Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required.
  • Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus.
  • Strong interpersonal skills and team attitude.

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/

Base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

#J-18808-Ljbffr

Apply