FPGA Engineer
$122K - $157K/yr
Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
$122K - $157K/yr
Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
$122K - $157K/yr
Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
Kansas City, MO · On-site
$126K - $163K/yr
Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
Kansas City, MO · On-site
$126K - $163K/yr
Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
California, MO · On-site
$180 - $250/hr
Lead the design and implementation of high-performance data movement pipelines using NVIDIA NIXL ... CPU, and storage tiers. * Architect and drive integration of DDN Infinia with GPU-accelerated ...
California, MO · On-site
$180 - $250/hr
Lead the design and implementation of high-performance data movement pipelines using NVIDIA NIXL ... CPU, and storage tiers. * Architect and drive integration of DDN Infinia with GPU-accelerated ...
$114K - $151K/yr
Do you understand throughput, latency, memory and CPU utilization? Do you have experience and ... make the improvement Design, configure, automate, and execute performance tests Improve the ...
$114K - $151K/yr
Do you understand throughput, latency, memory and CPU utilization? Do you have experience and ... make the improvement Design, configure, automate, and execute performance tests Improve the ...
O Fallon, MO · On-site
$114K - $151K/yr
... CPU utilization? • Do you have experience and prefer working in an Agile environment? Role • ... • Design, configure, automate, and execute performance tests • Improve the performance ...
O Fallon, MO · On-site
$114K - $151K/yr
... CPU utilization? • Do you have experience and prefer working in an Agile environment? Role • ... • Design, configure, automate, and execute performance tests • Improve the performance ...
Design, architect, configure, deploy, upgrade, and support various storage and backup platforms and ... Strong understanding of fundamental hardware concepts: disk, memory, CPU, NIC, HBA, firmware, RAID ...
Design, architect, configure, deploy, upgrade, and support various storage and backup platforms and ... Strong understanding of fundamental hardware concepts: disk, memory, CPU, NIC, HBA, firmware, RAID ...
Arnold, MO · On-site
Design, architect, configure, deploy, upgrade, and support various storage and backup platforms and ... Strong understanding of fundamental hardware concepts: disk, memory, CPU, NIC, HBA, firmware, RAID ...
Arnold, MO · On-site
Design, architect, configure, deploy, upgrade, and support various storage and backup platforms and ... Strong understanding of fundamental hardware concepts: disk, memory, CPU, NIC, HBA, firmware, RAID ...
$44 - $58.50/hr
The position offers the opportunity to design and improve foundational infrastructure used by ... Investigate and resolve production issues involving CPU, memory, NUMA, cgroups, scheduling, and ...
New
$44 - $58.50/hr
The position offers the opportunity to design and improve foundational infrastructure used by ... Investigate and resolve production issues involving CPU, memory, NUMA, cgroups, scheduling, and ...
New
Saint Louis, MO · On-site
$55.50 - $73.75/hr
This is accomplished by closely partnering with developers to design, build, implement, and support ... heap dumps, CPU/memory analysis, thread dumps). o Load balancers and application firewalls. o ...
Saint Louis, MO · On-site
$55.50 - $73.75/hr
This is accomplished by closely partnering with developers to design, build, implement, and support ... heap dumps, CPU/memory analysis, thread dumps). o Load balancers and application firewalls. o ...
O Fallon, MO · On-site
Do you understand throughput, latency, memory and CPU utilization? * Do you have experience and ... Design, configure, automate, and execute performance tests * Improve the performance environment ...
Quick apply
O Fallon, MO · On-site
Do you understand throughput, latency, memory and CPU utilization? * Do you have experience and ... Design, configure, automate, and execute performance tests * Improve the performance environment ...
California, MO · On-site
$180 - $240/hr
Lead the design and implementation of high‑performance data movement pipelines using NVIDIA NIXL ... GPU, CPU, and storage tiers. * Architect and drive integration of DDN Infinia with ...
California, MO · On-site
$180 - $240/hr
Lead the design and implementation of high‑performance data movement pipelines using NVIDIA NIXL ... GPU, CPU, and storage tiers. * Architect and drive integration of DDN Infinia with ...
Saint Louis, MO · On-site
$97K - $127K/yr
Design and implement AI infrastructure and accelerated computing solutions, aligning system ... Deploy, configure, and manage XPU-based clusters (GPU, DPU, LPU, CPU) across bare-metal and ...
Saint Louis, MO · On-site
$97K - $127K/yr
Design and implement AI infrastructure and accelerated computing solutions, aligning system ... Deploy, configure, and manage XPU-based clusters (GPU, DPU, LPU, CPU) across bare-metal and ...
$38K - $48.1K
2% of jobs
$48.1K - $58.1K
11% of jobs
$63.5K is the 25th percentile. Wages below this are outliers.
$58.1K - $68.2K
23% of jobs
The median wage is $74.6K / yr.
$68.2K - $78.2K
22% of jobs
$78.2K - $88.3K
17% of jobs
$88.6K is the 75th percentile. Wages above this are outliers.
$88.3K - $98.4K
9% of jobs
$98.4K - $108.4K
6% of jobs
$108.4K - $118.5K
3% of jobs
$118.5K - $128.5K
3% of jobs
$128.5K - $138.6K
2% of jobs
$138.6K - $148.7K
1% of jobs
$38K
$82.7K
$148.7K
| Aspect | Cpu Rtl Design Engineer | Cpu Verification Engineer |
|---|---|---|
| Primary Focus | Designing and developing RTL code for CPU components | Verifying and testing RTL designs for correctness |
| Skills & Certifications | HDL languages (Verilog/VHDL), FPGA/ASIC design experience | HDL, testbench development, simulation tools |
| Work Environment | Design teams, hardware development labs | Verification teams, simulation environments |
| Industry Usage | Semiconductor companies, CPU design firms | ASIC/FPGA verification, chip validation |
While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.
Apply Now
RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System Integration, Hardware Security, Xilinx, Simulation, IP core, Versal, Stratix, concept to deployment, Vivado, GHDL, Questa, Quartus Prime, Zynq, Agilex, AXI, ACE, Avalon, FPGA verification tools, reverse engineering, cocotb, pyuvm
Full Time
Travel required to 10%.
Must be able to apply for and maintain a U.S. Government Security Clearance
FPGA Engineer
The EndoSec FPGA Engineer is responsible for the design, development, testing, and maintenance of IP cores and FPGA-based systems used in hardware security applications.
Key Responsibilities
FPGA Design and Development: Design and develop IP cores and FPGA configurations implementing the latest in leakage-resilient hardware cryptography algorithms using state-of-the-art FPGA hardware.
Modeling and Simulation: Use simulation tools and verification frameworks to ensure mathematically-correct logic before hardware deployment.
Hardware/Software Design: Work closely with other engineers to integrate FPGA designs with application software and embedded systems. Implement embedded software-based testing solutions where applicable to validate FPGA designs.
Performance Optimization: Optimize FPGA designs for timing, resource utilization, and throughput. Identify and resolve system bottlenecks.
Testing and Validation: Create comprehensive test and verification plans for FPGA components, conduct unit and integration testing, and validate hardware performance against requirements in a remote environment.
System Integration: Ensure seamless integration between internally-developed and third-party IP cores, FPGA designs, and embedded systems. Collaborate with other engineers to develop and maintain system-level architecture.
Troubleshooting and Debugging: Utilize debugging tools and techniques to diagnose and resolve issues within FPGA designs and hardware platforms.
Documentation: Prepare detailed documentation, including design specifications, testing protocols, and user guides, to support system development and maintenance.
Continuous Learning: Actively stay up-to-date with the latest advancements in FPGA technology and hardware security to continually refine and enhance system capabilities.
Sourced by ZipRecruiter
Guided missile and space vehicle manufacturing
11 - 50 Employees
Washington, DC, US
2013