Hardware Engineer
Chicago, IL ยท On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Batavia, IL ยท On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
Batavia, IL ยท On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
Vernon Hills, IL ยท On-site
$119K - $165K/yr
... Engineer to join our VHDLDepartment ... In this role, you will oversee definition, design, verification, and documentation forFPGA/ASIC ...
Vernon Hills, IL ยท On-site
$119K - $165K/yr
... Engineer to join our VHDLDepartment ... In this role, you will oversee definition, design, verification, and documentation forFPGA/ASIC ...
Vernon Hills, IL ยท On-site
$149K - $180K/yr
... Engineer to join our VHDL Department ... In this role, you will oversee definition, design, verification, and documentation for FPGA/ASIC ...
Vernon Hills, IL ยท On-site
$149K - $180K/yr
... Engineer to join our VHDL Department ... In this role, you will oversee definition, design, verification, and documentation for FPGA/ASIC ...
Wood Dale, IL ยท On-site
$60K - $75K/yr
Design Engineer Location: O'Hare Area, IL Job Type: Full-Time Compensation: $60,000-$75,000 per ... experience; internships, co-ops, university research, and hands-on engineering experience are ...
Quick apply
Wood Dale, IL ยท On-site
$60K - $75K/yr
Design Engineer Location: O'Hare Area, IL Job Type: Full-Time Compensation: $60,000-$75,000 per ... experience; internships, co-ops, university research, and hands-on engineering experience are ...
$104K - $136K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
$104K - $136K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL ยท On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL ยท On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Chicago, IL ยท On-site
$150K - $250K/yr
... engineering teams and external vendors to deliver high performance silicon on schedule. You will ... Coordinate handoffs and signโoff gates across architecture, RTL, DV, physical design ...
New
Chicago, IL ยท On-site
$150K - $250K/yr
... engineering teams and external vendors to deliver high performance silicon on schedule. You will ... Coordinate handoffs and signโoff gates across architecture, RTL, DV, physical design ...
New
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
Chicago, IL ยท On-site
Our team spans trading, engineering, and business operations, working together to build and support ... with RTL design in Verilog or SystemVerilog - coursework, personal projects, or internship ...
Chicago, IL ยท On-site
Our team spans trading, engineering, and business operations, working together to build and support ... with RTL design in Verilog or SystemVerilog - coursework, personal projects, or internship ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
$85K - $96K/yr
Filtran is seeking a Design / Project Engineer to lead the design and development of advanced ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
$85K - $96K/yr
Filtran is seeking a Design / Project Engineer to lead the design and development of advanced ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
Des Plaines, IL ยท On-site
$85K - $96K/yr
Bachelor's degree in mechanical engineering ... Previous product design experience (professional and/or internship). * Proficient in Creo with ...
$96.8K - $106.9K
16% of jobs
$106.9K - $117.1K
3% of jobs
$117.1K - $127.2K
4% of jobs
$130.1K is the 25th percentile. Wages below this are outliers.
$127.2K - $137.3K
6% of jobs
The median wage is $143.7K / yr.
$137.3K - $147.4K
33% of jobs
$147.4K - $157.5K
3% of jobs
$157.5K - $167.6K
2% of jobs
$174.3K is the 75th percentile. Wages above this are outliers.
$167.6K - $177.7K
12% of jobs
$177.7K - $187.9K
5% of jobs
$187.9K - $198K
4% of jobs
$198K - $208.1K
12% of jobs
$96.8K
$154.7K
$208.1K
| Aspect | Internship Asic Rtl Design Engineer | Asic Verification Engineer |
|---|---|---|
| Credentials | Typically pursuing or recently completed a degree in Electrical Engineering or Computer Engineering | Similar educational background, often with additional coursework in verification methodologies |
| Work Environment | Internship setting, supervised, focused on learning and assisting in RTL design tasks | Full-time role, focused on testing and verifying RTL designs |
| Industry Usage | Used in semiconductor and chip design companies during early career stages | Common in companies developing complex integrated circuits and chips |
The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.
The most popular types of Asic Rtl Design Engineer jobs in Chicago, IL are:
For Internship Asic Rtl Design Engineer jobs in Chicago, IL, the most frequently searched job titles are:
The top searched job categories for Internship Asic Rtl Design Engineer jobs in Chicago, IL are:
Cities near Chicago, IL with the most Internship Asic Rtl Design Engineer job openings:

Chicago, IL โข On-site
$127K - $168K/yr
Other
PTO
Re-posted 21 days ago