1

Freelance Asic Rtl Design Engineer Jobs (NOW HIRING)

RTL Design Engineer As an RTL Engineer at Etched, you will be critical in ensuring that our AI ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...

... 2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote ... Defining and developing ASIC RTL design and verification at both chip and block levels. * Creating ...

Sivaltech is hiring an experienced RTL Design Engineer with strong Ethernet expertise for a high ... Knowledge of ASIC/SoC design flow * Experience in clock/reset/power domain design * Exposure to ...

RTL Design Engineer As an RTL Engineer at Etched, you will be critical in ensuring that our AI ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...

... ASIC design. * Experience interacting with software, system hardware, and other cross-functional ... You will design RTL Intellectual Property (IP) with the focus on management and control subsystem ...

Lead RTL Design Engineer

Sunnyvale, CA · Hybrid

$175K - $275K/yr

About The Role As a lead front-end design engineer, you will be a key part of the world-class team ... The role also requires close collaboration and management of external ASIC vendor. You will ...

... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...

ASIC/SOC power engineers with experience on tools like PTPX / RTL-A. • We are seeking a highly skilled and motivated Contract Worker for RTL Design and Verification with expertise in power ...

ASIC Engineer

San Jose, CA

$194K/yr

ASIC Engineer Location: San Jose, CA Duration: 6 Months Minimum Required Skills ... ASIC Design, FPGA, RTL Design, Chip Architecture, ASIC, Implementation,Synthesis /Conformal ...

next page

Showing results 1-20

Freelance Asic Rtl Design Engineer information

See salary details

$14

$47

$132

How much do freelance asic rtl design engineer jobs pay per hour?

As of Jun 19, 2026, the average hourly pay for freelance asic rtl design engineer in the United States is $47.71, according to ZipRecruiter salary data. Most workers in this role earn between $24.28 and $61.78 per hour, depending on experience, location, and employer.
More about Freelance Asic Rtl Design Engineer jobs
What cities are hiring for Freelance Asic Rtl Design Engineer jobs? Cities with the most Freelance Asic Rtl Design Engineer job openings:
What are the most commonly searched types of Asic Rtl Design Engineer jobs? The most popular types of Asic Rtl Design Engineer jobs are:
What states have the most Freelance Asic Rtl Design Engineer jobs? States with the most job openings for Freelance Asic Rtl Design Engineer jobs include:
What job categories do people searching Freelance Asic Rtl Design Engineer jobs look for? The top searched job categories for Freelance Asic Rtl Design Engineer jobs are:

RTL Design Engineer

Etched

Cupertino, CA

$2.0K/mo

Other

Medical, Dental, Vision

Posted 25 days ago


Job description

About Etched

Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep chain-of-thought reasoning.

RTL Design Engineer

As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips operate correctly and efficiently. You will develop and implement design verification strategies for both our existing and upcoming ASIC designs.

In this role, you will work closely with state-of-the-art architectures for machine learning. You do not need to have experience working with these yet, but you will be willing and able to learn quickly. You will work in a fast-paced environment with a high degree of autonomy, and be responsible for a key part of Etched's success.

Representative projects:

  • Implement a block to efficiently compute floating point math operators
  • Provide feedback to the uArch team to make sure blocks meet timing and area constraints

You may be a good fit if you:

  • At least 5 years of work experience in RTL development.
  • Experience with high-speed digital logic.
  • Proficiency in standard RTL design and synthesis tools
  • Familiarity with verification work and writing test benches
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence
  • Willing to start quickly

Strong candidates may also have experience with:

  • Experience with PCIe, Ethernet, or HBM technologies
  • Familiarity with transformer models and machine learning.
  • Familiarity with numerical representations and functions
  • Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

How we're different:

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in Cupertino, and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

Benefits:

  • Full medical, dental, and vision packages, with 100% of premium covered, 90% for dependents
  • Housing subsidy of $2,000/month for those living within walking distance of the office
  • Daily lunch and dinner in our office
  • Relocation support for those moving to Cupertino