RTL generation, Design and Formal verification, PPA prediction and optimization. * Hands-on ... Wire coding agents and agentic AI into EDA and validation flows - simulation, regressions, waveform ...
RTL generation, Design and Formal verification, PPA prediction and optimization. * Hands-on ... Wire coding agents and agentic AI into EDA and validation flows - simulation, regressions, waveform ...
Physical Design Engineer
Sunnyvale, CA · On-site
$230 - $280/hr
Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture ... You will work closely with the architecture and RTL team to do R&D on novel concepts for 3D ...
Physical Design Engineer
Sunnyvale, CA · On-site
$230 - $280/hr
Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture ... You will work closely with the architecture and RTL team to do R&D on novel concepts for 3D ...
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco, CA · On-site
$500K - $850K/yr
We want AI to be safe and beneficial for our users and for society as a whole. Our team is a ... RTL, design verification (UVM, formal methods, coverage-driven), physical design (synthesis, place ...
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco, CA · On-site
$500K - $850K/yr
We want AI to be safe and beneficial for our users and for society as a whole. Our team is a ... RTL, design verification (UVM, formal methods, coverage-driven), physical design (synthesis, place ...
RTL generation, Design and Formal verification, PPA prediction and optimization. * Hands-on ... Wire coding agents and agentic AI into EDA and validation flows - simulation, regressions, waveform ...
RTL generation, Design and Formal verification, PPA prediction and optimization. * Hands-on ... Wire coding agents and agentic AI into EDA and validation flows - simulation, regressions, waveform ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
... market and AI. They are seeking a Senior C++ Software Engineer to develop and support ... RTL design knowledge • Strong expertise in modern C++, compiler, build systems, and database. • ...
... market and AI. They are seeking a Senior C++ Software Engineer to develop and support ... RTL design knowledge • Strong expertise in modern C++, compiler, build systems, and database. • ...
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
3D Physical Design Engineer
Sunnyvale, CA · On-site
$150 - $270/hr
Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture ... You will work closely with the architecture and RTL team to do R&D on novel concepts for 3D ...
3D Physical Design Engineer
Sunnyvale, CA · On-site
$150 - $270/hr
Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture ... You will work closely with the architecture and RTL team to do R&D on novel concepts for 3D ...
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
Hardware Engineer, Physical Design
Manhattan, NY · On-site
$120 - $170/hr
Experience at an AI chip company where design, verification, and PD were tightly coupled * Familiarity with RISC-V or other open ISAs * Experience with AI-assisted RTL or EDA tooling in your design ...
Hardware Engineer, Physical Design
Manhattan, NY · On-site
$120 - $170/hr
Experience at an AI chip company where design, verification, and PD were tightly coupled * Familiarity with RISC-V or other open ISAs * Experience with AI-assisted RTL or EDA tooling in your design ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
Knowledge of the chip design process and methodology for RTL quality. * Ability to present and explain novel methods to users. About the job In this role, you'll work to shape the future of AI/ML ...
Knowledge of the chip design process and methodology for RTL quality. * Ability to present and explain novel methods to users. About the job In this role, you'll work to shape the future of AI/ML ...
RTL Design Engineer
Cary, NC · On-site
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
RTL Design Engineer
Cary, NC · On-site
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
RTL Design Engineer
Melbourne, FL · On-site
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
RTL Design Engineer
Melbourne, FL · On-site
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
Are you looking to expand your chip design career and challenge yourself in a technical and multi ... Perl, JSON and Python) Using GenAI tools (e.g., large language models, AI-assisted code generation ...
Ai Chip Design Rtl information
See salary details
$80.5K - $89.8K
0% of jobs
$89.8K - $99K
0% of jobs
$99K - $108.3K
1% of jobs
$108.3K - $117.6K
0% of jobs
$117.6K - $126.9K
0% of jobs
$130.7K is the 25th percentile. Wages below this are outliers.
$126.9K - $136.1K
57% of jobs
$140.1K is the 75th percentile. Wages above this are outliers.
$136.1K - $145.4K
38% of jobs
$145.4K - $154.7K
0% of jobs
$154.7K - $164K
1% of jobs
$164K - $173.2K
1% of jobs
$173.2K - $182.5K
1% of jobs
$80.5K
$139.4K
$182.5K
How much do ai chip design rtl jobs pay per year?
What is an AI Chip Design RTL engineer?
What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?
What are common challenges faced by AI Chip Design RTL engineers during the verification process?
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
What cities are hiring for Ai Chip Design Rtl jobs?
Cities with the most Ai Chip Design Rtl job openings:
What states have the most Ai Chip Design Rtl jobs?
States with the most job openings for Ai Chip Design Rtl jobs include:
What job categories do people searching Ai Chip Design Rtl jobs look for?
The top searched job categories for Ai Chip Design Rtl jobs are:
