ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in New Jersey (NOW HIRING)

QCi

... AI) computational structures intended for chip-scale implementation. This role focuses on ... Analyze fabrication tolerances and material constraints to assess design robustness. Optimize ...

1014 AD Federal

Staff RF Design Engineer

Elizabeth, NJ · On-site

$131 - $190/hr

ADI combines analog, digital, AI, and software technologies into solutions that combat climate ... Design and evaluate complex multi-chip designs and architectures from DC to 40GHz+ * Identify ...

New

Nvidia

HPC Middleware Developer

Holmdel, NJ

Our team works closely with networking chip design teams in co-designing new hardware features and ... Today, we stand at the beginning of the next era, the AI computing era, ignited by a new computing ...

Cisco

Hardware Engineering Technical Leader

Holmdel, NJ · On-site

$138K - $182K/yr

... design, development, and manufacturing of silicon photonics optoelectronic multi-chip module (OE ... the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that ...

next page

Showing results 1-20

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in New Jersey

Ai Chip Design Rtl information

What is an AI Chip Design RTL engineer?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.

What are common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

What are popular job titles related to Ai Chip Design Rtl jobs in New Jersey?

For Ai Chip Design Rtl jobs in New Jersey, the most frequently searched job titles are:

What job categories do people searching Ai Chip Design Rtl jobs in New Jersey look for?

The top searched job categories for Ai Chip Design Rtl jobs in New Jersey are:

What cities in New Jersey are hiring for Ai Chip Design Rtl jobs?

Cities in New Jersey with the most Ai Chip Design Rtl job openings:

Ai Chip Design Rtl jobs near you
Infographic showing various Ai Chip Design Rtl job openings in New Jersey as of August 2026, with employment types broken down into 90% Full Time, 7% Part Time, and 3% Contract. Highlights an 82% Physical, 5% Hybrid, and 13% Remote job distribution.

Research Scientist - Quantum & AI Photonic Chip Simulation

Quantum Computing Inc.

Hoboken, NJ • On-site

Full-time

Re-posted 16 days ago

Job description

Location: Hoboken, NJ
Department: Tomorrow
Reports to: Ting Bu
Position Overview
The Research Scientist will work on the modeling, simulation, and architectural development of
quantum and artificial intelligence (AI) computational structures intended for chip-scale
implementation. This role focuses on translating advanced quantum and AI concepts into
physically realistic, simulation-validated device and system designs suitable for fabrication. It
concentrates on high-fidelity simulation, feasibility analysis, and performance optimization under
practical fabrication constraints. The role serves as a technical bridge between the research
team developing novel quantum/AI architectures and the chip fabrication team responsible for
implementation, ensuring that proposed designs are physically realizable, scalable, and
performance-optimized prior to tape-out.
Duties and Responsibilities
• Develop and simulate quantum and AI-based photonic architectures for on-chip
implementation.
• Translate high-level computational concepts into device-level and system-level
simulation models.
• Perform rigorous electromagnetic and multiphysics simulations to evaluate optical,
nonlinear, and quantum effects.
• Model and simulate quantum photonic circuits and quantum gates under realistic device
conditions.
• Analyze fabrication tolerances and material constraints to assess design robustness.
Optimize photonic device structures for performance, scalability, and manufacturability.
• Collaborate closely with fabrication and packaging teams to ensure simulation models
align with process capabilities.
• Support post-fabrication validation by correlating experimental results with simulation
predictions.
• Document modeling methodologies, simulation results, and architectural trade-offs for
internal and external reporting.
Required Qualifications
Education
• Ph.D. in Physics, Applied Physics, Electrical Engineering, or a closely related discipline.
Technical Background
• Strong foundation in Photonics, Quantum optics, Nonlinear optics
• Demonstrated experience in simulation of photonic integrated circuits.
• Experience modeling and simulating quantum gates or quantum optical systems.
• Understanding of semiconductor/TFLN and photonic chip fabrication processes sufficient
to incorporate realistic constraints into simulations.
• Familiarity with chip testing and packaging considerations from a modeling perspective.
Software Proficiency
• Lumerical (FDTD, MODE, INTERCONNECT)
• Tidy3D
• COMSOL Multiphysics
• Python
• MATLAB

Apply