Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
Integrate ML models into existing chip design software infrastructure * Write comprehensive tests and documentation * Collaborate with engineers to understand model requirements and deployment needs
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
Principal Digital Design Engineer
Duluth, GA · On-site
$125K/yr
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
Principal Digital Design Engineer
Duluth, GA · On-site
$125K/yr
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
Principal Digital Design Engineer
Duluth, GA · On-site
$125K/yr
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
Principal Digital Design Engineer
Duluth, GA · On-site
$125K/yr
These products primarily serve data centers for AI and cloud computing, delivering the highest ... Propose, architect, and design RTL in Verilog for use in a mixed-signal integrated circuit
Senior Design Engineer (PMIC)
Suwanee, GA · On-site
$150K - $200K/yr
Designing/writing microarchitecture and RTL coding using System Verilog * Implementing fine-grain ... Floor-planning and supporting integration of digital circuits at top chip level * Collaborating ...
Quick apply
Senior Design Engineer (PMIC)
Suwanee, GA · On-site
$150K - $200K/yr
Designing/writing microarchitecture and RTL coding using System Verilog * Implementing fine-grain ... Floor-planning and supporting integration of digital circuits at top chip level * Collaborating ...
Senior Analog Design Engineer
Suwanee, GA · On-site
$140K - $180K/yr
Floor-planning and supporting integration of both digital and analog circuits at top chip level ... Experience with Verilog RTL coding, including synchronous and asynchronous machines * Experience ...
Quick apply
Senior Analog Design Engineer
Suwanee, GA · On-site
$140K - $180K/yr
Floor-planning and supporting integration of both digital and analog circuits at top chip level ... Experience with Verilog RTL coding, including synchronous and asynchronous machines * Experience ...
SPE Analog Engineering
Johns Creek, GA · On-site
$169K - $254K/yr
Modeling of chip and block level at various levels of detail for design tradeoff analysis and ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · On-site
$169K - $254K/yr
Modeling of chip and block level at various levels of detail for design tradeoff analysis and ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · Hybrid
$169K - $254K/yr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · Hybrid
$169K - $254K/yr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · Hybrid
$169K - $254K/yr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · Hybrid
$169K - $254K/yr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · On-site
$169 - $254/hr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Analog Engineering
Johns Creek, GA · On-site
$169 - $254/hr
Direct chip design experience in DDR interface design is a strong plus * Experience with Verilog ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
ASIC Engineer
Atlanta, GA · On-site
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
ASIC Engineer
Atlanta, GA · On-site
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
ASIC Engineer
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
ASIC Engineer
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
ASIC Engineer
Atlanta, GA · On-site
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
ASIC Engineer
Atlanta, GA · On-site
$159K/yr
... system-on-chip platforms. The position requires strong collaboration with RFIC, analog ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
Director of AI Engineering
Cumming, GA · On-site
$143K - $205K/yr
The Director of AI Engineering is responsible for leading the research, design, development, and ... With over $8 billion in annual revenue and a blue-chip client base, ABM delivers innovative ...
Director of AI Engineering
Cumming, GA · On-site
$143K - $205K/yr
The Director of AI Engineering is responsible for leading the research, design, development, and ... With over $8 billion in annual revenue and a blue-chip client base, ABM delivers innovative ...
SPE Applications/Validation Engineering
$157K - $292K/yr
Support technical qualification of new chip designs to secure customer design wins. * Assist with ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
SPE Applications/Validation Engineering
$157K - $292K/yr
Support technical qualification of new chip designs to secure customer design wins. * Assist with ... AI and other data-intensive workloads. Our world-class team is the foundation of our company, and ...
Technical Director Validation
Johns Creek, GA · On-site
$160K - $298K/yr
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Technical Director Validation
Johns Creek, GA · On-site
$160K - $298K/yr
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Technical Director Validation
Johns Creek, GA · Hybrid
$160K - $298K/yr
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Technical ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Technical Director Validation
Johns Creek, GA · Hybrid
$160K - $298K/yr
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Technical ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Technical Director Validation
Johns Creek, GA · Hybrid
$160K - $298K/yr
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Technical Director Validation
Johns Creek, GA · Hybrid
$160K - $298K/yr
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional ... Work with silicon design teams to develop experiments, drive data collection, and present results ...
Ai Chip Design Rtl information
What is an AI Chip Design RTL engineer?
What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?
What are common challenges faced by AI Chip Design RTL engineers during the verification process?
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
What are popular job titles related to Ai Chip Design Rtl jobs in Georgia?
For Ai Chip Design Rtl jobs in Georgia, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Georgia look for?
The top searched job categories for Ai Chip Design Rtl jobs in Georgia are:
What cities in Georgia are hiring for Ai Chip Design Rtl jobs?
Cities in Georgia with the most Ai Chip Design Rtl job openings:
ML Software Engineer Intern - AI/CAD Integration
Atlanta, GA • On-site
Other
Re-posted 20 days ago
Job description
We are seeking an intern who thrives in a fast-paced environment, is eager to tackle complex technical challenges, and is motivated to turn AI research into practical engineering solutions. If you have a strong foundation in machine learning, software development, and a desire to apply these skills to advance semiconductor innovation, we invite you to join us. At Falcomm, your creativity and technical expertise will help shape energy-efficient technologies that set new industry standards.
Responsibilities
- Design and implement code for training/serving ML models in chip design workflows
- Automate creation of large datasets for training models
- Integrate ML models into existing chip design software infrastructure
- Write comprehensive tests and documentation
- Collaborate with engineers to understand model requirements and deployment needs
- Participate in code reviews and follow software engineering best practices
- Research and evaluate new technologies for ML model serving and deployment
Requirements
- Currently pursuing a degree in Computer Science, Electrical Engineering, or related field
- Availability to work at least part-time starting in Fall 2026
- Strong Python programming skills with experience in scripting and automation
- Understanding of software engineering principles and code organization
- Experience with data processing libraries (pandas, numpy, scipy)
- Familiarity with machine learning frameworks (PyTorch, TensorFlow, scikit-learn)
- Basic understanding of file I/O, data parsing, and format conversion
- Experience with version control systems (Git) and collaborative development
Preferred Skills
- Exposure to CAD tools or EDA software (Cadence, Synopsys, Mentor Graphics, etc.)
- Knowledge of chip design file formats (GDSII, LEF/DEF, Verilog, SPICE)
- Experience with shell scripting (bash) and command-line tools
- Understanding of semiconductor design concepts
- Familiarity with Linux environments
- Experience with workflow automation and batch processing systems
- Knowledge of data visualization tools (matplotlib, plotly) for design analysis
- Understanding of software testing frameworks and debugging techniques
Benefits
- Competitive Salary
- Sick Leave
DISCLOSURE
- Falcomm is an Equal Opportunity Employer; employment with Falcomm is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
- Applicants wishing to view a copy of Falcomm's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should notify Falcomm.
- To conform to U.S. Government export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.