ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in New York (NOW HIRING)

Normal Computing

Hardware Engineer, RTL/PD

New York, NY · On-site

$200K - $285K/yr

Experience at an AI chip company where design, verification, and PD were tightly coupled * Familiarity with RISC-V or other open ISAs * Experience with AI-assisted RTL or EDA tooling in your design ...

New

Normal Computing

Hardware Engineer, RTL

New York, NY · On-site

$200K - $285K/yr

Experience at an AI chip company where design and verification were tightly coupled * Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6 * Familiarity with RISC-V or other ...

Jane Street

ASIC Physical Design Engineer

New York, NY · On-site

$148K - $153K/yr

... chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary. If you've ...

Jane Street

ASIC Physical Design Engineer

New York, NY · On-site

$148K - $153K/yr

... chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary. If you've ...

Nvidia

Senior VLSI CAD Software Engineer

New York, NY

$134K - $176K/yr

... AI to define the next era of computing. An era in which our GPU acts as the brains of computers ... Design, development, review, test, and support of high-capacity and high-performance chip design ...

Normal Computing

AI Engineer

New York, NY · On-site

$200K - $300K/yr

The Role As an AI Engineer at Normal, you will build production systems that understand large technical documents, like chip design specifications, and turn them into code. You'll ship real ...

Virtusa Corporation

Vice President

New York, NY · On-site

... chip design services at scale. Focused exclusively on microchip design, embedded solutions and AI ... RTL design through physical implementation, verification, and tape-out management. Our clients span ...

Virtusa

Vice President

New York, NY

... chip design services at scale. Focused exclusively on microchip design, embedded solutions and AI ... RTL design through physical implementation, verification, and tape-out management. Our clients span ...

Virtusa

Vice President

New York, NY · On-site

... chip design services at scale. Focused exclusively on microchip design, embedded solutions and AI ... RTL design through physical implementation, verification, and tape-out management. Our clients span ...

Cloud Peritus

Hardware Engineer

New York, NY

$135K - $178K/yr

Strong skills in RTL design (SystemVerilog) and verification. Strong working knowledge of Xilinx design flows (synthesis, place & route, timing analysis). Knowledge of TCP/IP stack and on-chip ...

Cloud Peritus

Hardware Engineer

New York, NY · On-site

$135K - $178K/yr

... RTL design (SystemVerilog) and verification. • Strong working knowledge of Xilinx design flows (synthesis, place & route, timing analysis). • Knowledge of TCP/IP stack and on-chip networking ...

Normal Computing

Hardware Engineer, FPGA

New York, NY · On-site

$200K - $280K/yr

We co-design the full stack: AI-native EDA systems in production with the world's largest ... RTL Implementation : Adapt and implement complex ASIC RTL onto FPGA targets, including multi-clock ...

Airspan

FPGA DESIGN ENGINEER

Warren, NJ · On-site

$127K - $176K/yr

Develop RTL designs in Verilog/System Verilog , ensuring efficient and high-performance ... Preferred Skills: * Experience with FPGA-based acceleration for AI/ML applications

next page

Showing results 1-20

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in New York

Ai Chip Design Rtl information

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

What are common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

What is an AI Chip Design RTL engineer?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in New York? For Ai Chip Design Rtl jobs in New York, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in New York look for? The top searched job categories for Ai Chip Design Rtl jobs in New York are:
What cities in New York are hiring for Ai Chip Design Rtl jobs? Cities in New York with the most Ai Chip Design Rtl job openings:
Ai Chip Design Rtl jobs near you
Infographic showing various Ai Chip Design Rtl job openings in New York as of July 2026, with employment types broken down into 75% Full Time, 22% Part Time, and 3% Contract. Highlights an 71% Physical, 3% Hybrid, and 26% Remote job distribution.

Hardware Engineer, RTL/PD

Normal Computing

New York, NY • On-site

$200K - $285K/yr

Full-time

Posted 3 days ago

New

Job description

About Normal Computing
Normal Computing builds silicon that turns thermal noise from an obstacle into a computational resource. Conventional chips spend most of their energy forcing determinism onto physics; ours compute with it. Stochastic, in-memory, asynchronous: the result is 10-100× more AI inference per dollar, per watt.
We co-design the full stack: AI-native EDA systems in production with the world's largest semiconductor companies, and the advanced ASICs they make possible. Backed by $85M+ from the world's leading deep-tech investors and built by scientists, engineers, and operators from the labs that built modern computing.
Normal works as one team across New York, Silicon Valley, London, Copenhagen, and Seoul. We hire people who want the hardest version of their craft, across every discipline, at every seniority.
The Role
As an RTL and PD Design Engineer at Normal, you will take and optimize RTL through synthesis and the backend to produce GDSII ready for tapeout. This work sits at the intersection of classical ASIC design, novel computing architectures, and a development environment where the hardware and the algorithms are built together, not in sequence
You will own RTL from microarchitecture to tapeout: writing microarchitecture specifications, creating synthesizable SystemVerilog, working with design verification engineers to fully test the design using conventional and formal methods. You will also take the synthesized design through the backend, including detailed place and route, CTS, timing closure, LVS/DRC, ultimately delivering fab-ready GDSII. Because Normal's chips are not standard accelerators, the RTL engineer here is closer to first-principles decisions than at a larger company. You will be shaping architecture and novel chip design, not just implementing it.
This is a role for an engineer who collaborates effectively across teams, including architecture, verification, RTL design, and physical design. The strongest candidates have written RTL, and taped out silicon that means the design and physical constraints, and are comfortable working in an environment where the specification is still being developed in parallel.
What You Will Own
  • RTL Design: Write and own synthesizable RTL in SystemVerilog across blocks ranging from datapath logic to control and memory interfaces.
  • Microarchitecture: Work with architecture to translate high-level specifications into implementable microarchitectures.
  • Verification: Work closely with the verification team to review verification plans, assist on debug, and become a partner in closing coverage.
  • Physical Design:Take synthesized RTL gates through the full backend design flow, including floorplanning, detailed place and route, CTS, DFT insertion, timing closure, and LVS/DRC.
  • Design Reviews: Participate in design reviews and contribute to architecture decisions, not just implementation.
  • Tapeout & Bring-up: Create and signoff tapeout checklists, and support post-silicon characterization bring-up as needed.

What Makes You a Great Fit
  • Hands-on experience writing production RTL in SystemVerilog and closing it through synthesis and place-and-route
  • At least three tapeouts in your background, from any node and any company size
  • Experience working on datapaths, pipelines, or custom logic where the microarchitecture was not fully specified upfront
  • Strong debugging instincts across simulation, waveforms, and formal counterexamples
  • Ability to work directly with architects, design verification, and fab representatives

Bonus Points
  • Experience at an AI chip company where design, verification, and PD were tightly coupled
  • Familiarity with RISC-V or other open ISAs
  • Experience with AI-assisted RTL or EDA tooling in your design workflow

Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.

Apply