Staff Engineer, Digital Design

As a Staff Engineer, Digital Design, you will be working with a team of design engineers to develop novel 5G ORAN SoC products for connectivity and wireless communications. You will be contributing to micro-architecture and design of digital functional blocks based on product requirements. In addition to delivering high-quality digital solutions in the context of the product architecture, the team supports other disciplines with work products such as Verilog stimulus files, test benches for device bring-up/characterization, test vectors for product manufacturing, etc.

This is a full-time position in San Diego, CA or Irvine, CA.

Key Responsibilities

• Design and integrate SERDES controller, PCS, PMA functional blocks
• Micro code development for network processor
• Network processor architecture, throughput analysis and optimization
• Front-to-back ASIC digital design and verification – RTL through physical implementation
• Define & review synthesis constraints for functional blocks
• Functional issues debugging and timing closure issues debugging
• Work with System, Software, RF, Analog, and Test teams and provide the necessary support

Job Requirements

• MS/Ph.D. EE/CS preferred
• 10 or more years of experience in digital SoC development required
• Industrial design experiences PCIE/JESD/Ethernet controller & PCS and respective SERDES PHY digital (PMA)
• Strong knowledge on CPU bus protocols and designs such as AXI/AHB/APB and DMA
• Solid design skill in Verilog / SystemVerilog RTL for complex SOC functional blocks in network products
• Solid experience in static timing analysis, defining timing constraints and exceptions
• Proficient in (Verilog/VHDL) and SystemVerilog RTL coding, LINT, CDC checking
• Experience in using Synopsys CoreConsultant IP generation tools is a plus
• Experience bringing highly integrated mixed-signal SoCs to commercial mass production
• Experience with embedded systems, wireless protocols, power management, signal processing, and standard digital interfaces
• Proven knowledge of SystemVerilog assertions, checkers, and other design verification techniques
• Knowledge of languages such as C/C++, Perl, Tcl, and Python
• Strong communication and presentation skills
• Team player with a strong sense of urgency to complete projects on time

Desirable Skills

• Experience with Cadence F2B design tools
• Experience with formal verification tools
• Able to work effectively with incomplete or changing requirements
• Strong knowledge of mixed-signal concepts

Compensation and Benefits:

At InnoPhase, our compensation package includes base pay and pre-IPO stock options. The base pay range for this role is between $130K-$190K. Your base pay will depend on the market, interview results, skills, qualifications, experience, education, and location. Our employee benefits include a comprehensive group health plan, matching 401(k), training reimbursement, and various paid leaves (vacation, sick, holidays, maternity/paternity leave, jury). Visit our website to learn more about our employee benefits.