1

System Verilog Jobs (NOW HIRING)

Verification Engineer 4

Austin, TX · On-site

$76.62 - $80.87/hr

Strong proficiency in System Verilog Assertions (SVA) and formal property specification. * Experience with formal verification applications: FPV, connectivity checking, register verification ...

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

FPGA Design Engineer

Raleigh, NC · On-site

$119K - $164K/yr

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

$195K - $226K/yr

Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize andoptimize RTL for timing, area, and power. * Explore ...

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

FPGA Design Engineer

Raleigh, NC

$119K - $164K/yr

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

FPGA Design Engineer

Raleigh, NC · On-site

$119K - $164K/yr

In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...

Showing results 41-60

System Verilog information

See salary details

$53.5K

$127.2K

$167K

How much do system verilog jobs pay per year?

As of Sep 9, 2026, the average yearly pay for system verilog in the United States is $127,215.00, according to ZipRecruiter salary data. Most workers in this role earn between $98,000.00 and $157,000.00 per year, depending on experience, location, and employer.

What is a system verilog?

A SystemVerilog job typically involves designing, verifying, and testing digital hardware using the SystemVerilog language. Engineers in this role work on developing testbenches, writing assertions, and simulating circuits to ensure functional correctness. These jobs are common in semiconductor and ASIC/FPGA design industries, where verification engineers use SystemVerilog with methodologies like UVM. Strong knowledge of RTL design, verification methodologies, and debugging tools is essential.

What are the typical daily tasks and team interactions for a system verilog engineer?

SystemVerilog Engineers typically spend their days writing, debugging, and optimizing verification testbenches and scripts to ensure hardware designs function as intended. They often collaborate closely with design engineers, participating in design reviews, and providing feedback on specification documents. Frequent interactions with verification teams help in developing comprehensive test plans and resolving functional issues. The role requires proactive communication and teamwork, as successful verification projects depend on close cooperation between multiple engineering disciplines.

What are the key skills and qualifications needed to thrive in the system verilog position, and why are they important?

To thrive as a SystemVerilog Engineer, you should have a solid background in digital design, logic verification, and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys VCS, Cadence Incisive, and UVM methodology is often required, along with relevant certifications or hands-on project experience. Strong analytical thinking, problem-solving, and effective communication are crucial soft skills for collaborating with design and verification teams. Mastery of these skills ensures robust and efficient verification processes, which are critical for delivering high-quality hardware designs on schedule.

What jobs use SystemVerilog?

SystemVerilog is primarily used in roles such as hardware design engineer, verification engineer, and FPGA/ASIC design engineer. These jobs involve designing, modeling, and verifying digital integrated circuits, often requiring knowledge of hardware description languages and simulation tools like ModelSim or QuestaSim.
More about System Verilog jobs

What cities are hiring for System Verilog jobs?

Cities with the most System Verilog job openings:

What are the most commonly searched types of System Verilog jobs?

The most popular types of System Verilog jobs are:

What states have the most System Verilog jobs?

States with the most job openings for System Verilog jobs include:

What other helpful pages are available for System Verilog?

Other pages related to System Verilog:

Infographic showing various System Verilog job openings in the United States as of September 2026, with employment types broken down into 1% As Needed, 85% Full Time, 12% Part Time, and 2% Contract. Highlights an 91% Physical, 2% Hybrid, and 7% Remote job distribution, with an average salary of $127,215 per year, or $61.2 per hour.

Emulation Engineer

Suwanee, GA • Remote

Maayee Inc
IT Services • 11 - 50 employees

Contractor

Posted 8 days ago


Job description

Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and Memory technologies such as LPDDR and HBM

Job Description:

Set up and maintain Siemens Veloce emulation and prototyping platforms.

Adapt SoC designs for Emulation and Prototyping.

Develop and debug emulation testbenches and system-level environments.

Support pre-silicon validation, power/performance analysis, and early software bring-up.

Participate in silicon bring-up and validation.

Collaborate with design and verification teams to isolate design issues and accelerate debug.

Optimize performance of the emulation workloads and reduce turnaround time.

Work with firmware/software teams to enable use of emulators for OS and driver testing.

5 to 10 years of experience.

Experience with emulation platforms (Veloce, Palladium, or ZeBu) and FPGA-based prototyping systems (pro FPGA, HAPS, or Protium).

Experience with emulating high speed I/O interfaces such as PCIe and UCIe and memory technologies such as LPDDR and HBM.

Solid understanding of digital design, RTL (Verilog/System Verilog), and SoC architecture.

Proficiency in hardware debug tools, waveform viewers, and logic analyzers.

Scripting skills (e.g., Python, Tcl, Perl) for automation and infrastructure Development.

Familiarity with UVM, simulation, and testbench environments. System Verilog and UVM-based verification experience a plus.

Hand-on software development experience with C/C++ is a plus.