Emulation Engineer
Suwanee, GA · Remote
System Verilog and UVM-based verification experience a plus. Hand-on software development experience with C/C++ is a plus.
Suwanee, GA · Remote
System Verilog and UVM-based verification experience a plus. Hand-on software development experience with C/C++ is a plus.
Suwanee, GA · Remote
System Verilog and UVM-based verification experience a plus. Hand-on software development experience with C/C++ is a plus.
Austin, TX · On-site
$76.62 - $80.87/hr
Strong proficiency in System Verilog Assertions (SVA) and formal property specification. * Experience with formal verification applications: FPV, connectivity checking, register verification ...
Austin, TX · On-site
$76.62 - $80.87/hr
Strong proficiency in System Verilog Assertions (SVA) and formal property specification. * Experience with formal verification applications: FPV, connectivity checking, register verification ...
Cincinnati, OH · On-site
$124K - $160K/yr
The primary responsibilities will focus on Verilog FPGA design, System Verilog UVM verification and C# based microcontroller development. Essential Functions * Analysis of the requirements ...
Cincinnati, OH · On-site
$124K - $160K/yr
The primary responsibilities will focus on Verilog FPGA design, System Verilog UVM verification and C# based microcontroller development. Essential Functions * Analysis of the requirements ...
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
Quick apply
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
Santa Clara, CA · On-site
$129K - $194K/yr
Understanding of verification testplans, Verilog/System-Verilog testbenches, transactors and checkers Knowledge of system Verilog assertions or other advance verification techniques such as formal ...
Santa Clara, CA · On-site
$129K - $194K/yr
Understanding of verification testplans, Verilog/System-Verilog testbenches, transactors and checkers Knowledge of system Verilog assertions or other advance verification techniques such as formal ...
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
San Jose, CA · On-site
$203K - $315K/yr
System Verilog Assertion functional coverage development and closure. * Manage debugging of test and regression failures. * Help emulation team with triaging failures. * Work closely with the ...
Santa Clara, CA · On-site
$129K - $194K/yr
Understanding of verification testplans, Verilog/System-Verilog testbenches, transactors and checkers Knowledge of system Verilog assertions or other advance verification techniques such as formal ...
Santa Clara, CA · On-site
$129K - $194K/yr
Understanding of verification testplans, Verilog/System-Verilog testbenches, transactors and checkers Knowledge of system Verilog assertions or other advance verification techniques such as formal ...
Raleigh, NC · On-site
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
Raleigh, NC · On-site
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
$195K - $226K/yr
Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize andoptimize RTL for timing, area, and power. * Explore ...
$195K - $226K/yr
Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize andoptimize RTL for timing, area, and power. * Explore ...
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Austin, TX · On-site
$134K - $164K/yr
Composed functional coverage assertions, preferably using system Verilog. The qualified candidate will possess the following: BSEE or higher degree. At least 2 years of industry experience in a ...
Austin, TX · On-site
$134K - $164K/yr
Composed functional coverage assertions, preferably using system Verilog. The qualified candidate will possess the following: BSEE or higher degree. At least 2 years of industry experience in a ...
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
Raleigh, NC · On-site
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
$129K - $194K/yr
Aid silicon debug in related part of the design - Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered - Develop checkers or Verilog/System ...
$129K - $194K/yr
Aid silicon debug in related part of the design - Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered - Develop checkers or Verilog/System ...
Melbourne, FL (Onsite) Long Term Contract Expert‑level verification engineer with strong System Verilog and UVM experience. As an alternative to SystemVerilog/UVM, we are open to candidates with a ...
Quick apply
Melbourne, FL (Onsite) Long Term Contract Expert‑level verification engineer with strong System Verilog and UVM experience. As an alternative to SystemVerilog/UVM, we are open to candidates with a ...
$129K - $194K/yr
Aid silicon debug in related part of the design - Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered - Develop checkers or Verilog/System ...
$129K - $194K/yr
Aid silicon debug in related part of the design - Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered - Develop checkers or Verilog/System ...
Raleigh, NC · On-site
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
Quick apply
Raleigh, NC · On-site
$119K - $164K/yr
In depth knowledge and use of VHDL, Verilog, and System Verilog HDL languages. * Experience and know how to use Matlab and other similar tools to generate appropriate data sets and logic generation ...
$53.5K - $63.8K
2% of jobs
$63.8K - $74.1K
4% of jobs
$74.1K - $84.5K
7% of jobs
$84.5K - $94.8K
9% of jobs
$97.6K is the 25th percentile. Wages below this are outliers.
$94.8K - $105.1K
10% of jobs
$105.1K - $115.4K
7% of jobs
$115.4K - $125.7K
10% of jobs
The median wage is $127.4K / yr.
$125.7K - $136K
6% of jobs
$136K - $146.4K
3% of jobs
$156.4K is the 75th percentile. Wages above this are outliers.
$146.4K - $156.7K
17% of jobs
$156.7K - $167K
24% of jobs
$53.5K
$127.2K
$167K
A SystemVerilog job typically involves designing, verifying, and testing digital hardware using the SystemVerilog language. Engineers in this role work on developing testbenches, writing assertions, and simulating circuits to ensure functional correctness. These jobs are common in semiconductor and ASIC/FPGA design industries, where verification engineers use SystemVerilog with methodologies like UVM. Strong knowledge of RTL design, verification methodologies, and debugging tools is essential.
SystemVerilog Engineers typically spend their days writing, debugging, and optimizing verification testbenches and scripts to ensure hardware designs function as intended. They often collaborate closely with design engineers, participating in design reviews, and providing feedback on specification documents. Frequent interactions with verification teams help in developing comprehensive test plans and resolving functional issues. The role requires proactive communication and teamwork, as successful verification projects depend on close cooperation between multiple engineering disciplines.
To thrive as a SystemVerilog Engineer, you should have a solid background in digital design, logic verification, and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys VCS, Cadence Incisive, and UVM methodology is often required, along with relevant certifications or hands-on project experience. Strong analytical thinking, problem-solving, and effective communication are crucial soft skills for collaborating with design and verification teams. Mastery of these skills ensures robust and efficient verification processes, which are critical for delivering high-quality hardware designs on schedule.
Cities with the most System Verilog job openings:
The most popular types of System Verilog jobs are:
States with the most job openings for System Verilog jobs include:
The top searched job categories for System Verilog jobs are:
Other pages related to System Verilog:

Suwanee, GA • Remote
Contractor
Posted 8 days ago
Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and Memory technologies such as LPDDR and HBM
Job Description:Set up and maintain Siemens Veloce emulation and prototyping platforms.
Adapt SoC designs for Emulation and Prototyping.
Develop and debug emulation testbenches and system-level environments.
Support pre-silicon validation, power/performance analysis, and early software bring-up.
Participate in silicon bring-up and validation.
Collaborate with design and verification teams to isolate design issues and accelerate debug.
Optimize performance of the emulation workloads and reduce turnaround time.
Work with firmware/software teams to enable use of emulators for OS and driver testing.
5 to 10 years of experience.
Experience with emulation platforms (Veloce, Palladium, or ZeBu) and FPGA-based prototyping systems (pro FPGA, HAPS, or Protium).
Experience with emulating high speed I/O interfaces such as PCIe and UCIe and memory technologies such as LPDDR and HBM.
Solid understanding of digital design, RTL (Verilog/System Verilog), and SoC architecture.
Proficiency in hardware debug tools, waveform viewers, and logic analyzers.
Scripting skills (e.g., Python, Tcl, Perl) for automation and infrastructure Development.
Familiarity with UVM, simulation, and testbench environments. System Verilog and UVM-based verification experience a plus.
Hand-on software development experience with C/C++ is a plus.
Sourced by ZipRecruiter
It services
11 - 50 Employees
Suwanee, GA, US
2012