ZipRecruiter

Log In

1

System Verilog Jobs (NOW HIRING)

VIVA USA INC

Test Engineer

San Jose, CA · On-site

Defining and implementing test plans, developing System Verilog /UVM based unit level test benches, including stimulus, checkers, monitors and assertions, analyzing and debugging regression fails ...

next page

Showing results 1-20

All JobsSystem Verilog Jobs

System Verilog information

See salary details

$53.5K

$127.2K

$167K

How much do system verilog jobs pay per year?

As of Jun 18, 2026, the average yearly pay for system verilog in the United States is $127,215.00, according to ZipRecruiter salary data. Most workers in this role earn between $98,000.00 and $157,000.00 per year, depending on experience, location, and employer.

What are the career opportunities in Verilog?

SystemVerilog is widely used in the design and verification of digital integrated circuits, creating career opportunities in roles such as FPGA/ASIC design engineer, verification engineer, and hardware developer. Professionals skilled in SystemVerilog can work in semiconductor companies, electronics firms, or as consultants, often requiring knowledge of simulation tools like ModelSim or Questa, and certifications can enhance job prospects.

What is SystemVerilog used for?

SystemVerilog is a hardware description and verification language used by SystemVerilog engineers to design, model, and verify digital electronic systems, especially integrated circuits and FPGAs. It combines features of Verilog with advanced verification capabilities, making it essential for creating testbenches and ensuring hardware functionality before fabrication.

What are the typical daily tasks and team interactions for a SystemVerilog Engineer?

SystemVerilog Engineers typically spend their days writing, debugging, and optimizing verification testbenches and scripts to ensure hardware designs function as intended. They often collaborate closely with design engineers, participating in design reviews, and providing feedback on specification documents. Frequent interactions with verification teams help in developing comprehensive test plans and resolving functional issues. The role requires proactive communication and teamwork, as successful verification projects depend on close cooperation between multiple engineering disciplines.

What is the salary of SystemVerilog engineer?

The salary of a SystemVerilog engineer typically ranges from $80,000 to $130,000 annually, depending on experience, location, and industry. Senior engineers with specialized skills in hardware design and verification can earn higher salaries, especially in high-demand tech and semiconductor sectors.

What are the key skills and qualifications needed to thrive in the System Verilog position, and why are they important?

To thrive as a SystemVerilog Engineer, you should have a solid background in digital design, logic verification, and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys VCS, Cadence Incisive, and UVM methodology is often required, along with relevant certifications or hands-on project experience. Strong analytical thinking, problem-solving, and effective communication are crucial soft skills for collaborating with design and verification teams. Mastery of these skills ensures robust and efficient verification processes, which are critical for delivering high-quality hardware designs on schedule.

What is the scope of SystemVerilog?

The scope of SystemVerilog for a SystemVerilog engineer includes hardware description and verification of digital systems, primarily in FPGA and ASIC design environments. It encompasses language features for modeling, testbench development, and simulation, making it essential for verifying complex integrated circuits and digital hardware designs.

What is a System Verilog job?

A SystemVerilog job typically involves designing, verifying, and testing digital hardware using the SystemVerilog language. Engineers in this role work on developing testbenches, writing assertions, and simulating circuits to ensure functional correctness. These jobs are common in semiconductor and ASIC/FPGA design industries, where verification engineers use SystemVerilog with methodologies like UVM. Strong knowledge of RTL design, verification methodologies, and debugging tools is essential.

More about System Verilog jobs
What cities are hiring for System Verilog jobs? Cities with the most System Verilog job openings:
What are the most commonly searched types of System Verilog jobs? The most popular types of System Verilog jobs are:
What states have the most System Verilog jobs? States with the most job openings for System Verilog jobs include:
What job categories do people searching System Verilog jobs look for? The top searched job categories for System Verilog jobs are:
System Verilog jobs near you
Infographic showing various System Verilog job openings in the United States as of June 2026, with employment types broken down into 4% Locum Tenens, 24% As Needed, 4% Full Time, 60% Contract, and 8% Nights. Highlights an 94% Physical, 2% Hybrid, and 4% Remote job distribution, with an average salary of $127,215 per year, or $61.2 per hour.

ASIC/FPGA Senior Verification Engineer - Milwaukee, WI or Mayfield Heights, OH

Info-Ways

Milwaukee, WI • On-site

$121K - $167K/yr

Contractor

Posted 16 days ago

Job description

Company Description

IT

Job Description

Role: ASIC/FPGA Senior Verification Engineer
Location: Milwaukee, WI or Mayfield Heights, OH
Duration: 6+ Months
BGV will be done for the selected candidates.
SCOPE: Individual Contributor - Responsible for participating in ASIC and FPGA implementation and verification for the Design Services organization
JOB SUMMARY:
The Engineer will be part of an ASIC/FPGA design team responsible for digital logic design of next generation and legacy products. The candidate will participate in modeling, RTL implementation, conversions and verification. The candidate should be familiar with C, C++ and Verilog and/or VHDL. Must be able to work with supervision from more experienced engineers and engage in technical dialogue.
The candidate should be familiar with ASIC/FPGA verification methodology to be able to create a Verilog/VHDL module test specification from the ASIC/FPGA functional specification and/or module specification created by the chip Architect or ASIC/FPGA Design Engineer. The test specification will include tests needed for the input/outputs, algorithms, state machines, clocks and other design details. The candidate will then implement the tests in VHDL/Verilog/System Verilog languages. The test code will then be verified in simulation and include coverage analysis of the tests. The candidate should be able to demonstrate the knowledge of ASIC/FPGA test methodology. Knowledge of the System Verilog's Universal Verification Methodology (UVM) is preferred.
ESSENTIAL FUNCTIONS:
Basic understanding of CMOS ASIC fundamentals
Knowledge of all phases of ASIC design and test methodology
Basic understanding of Timing Analysis
Verilog / VHDL
Linux/Unix environment
Team Player
Good Communication Skills
Desired Capabilities
Knowledge of Bus Protocols like AXI, AHB, SPI etc. and Ethernet Protocol
Knowledge of System Verilog
Knowledge of UVM
FPGA based designs
Test Planning & Verification
EXPERIENCE AND EDUCATION:
A BE / MS or ME / MTech / MS in an Electronics / Electrical Engineering discipline.
Minimum of 5 years' experience with standard cell ASIC and / FPGA design.
Candidate should be familiar with RTL and gate level design and verification using VHDL and/or Verilog hardware description languages.
Demonstrated ability designing independently for medium/high complexity problems.
Strong oral and written communication skills in English and ability to present technical information.
Please respond with your word resume and requested details:
Full Name :
Work Authorization:
Contact Number :
Email ID :
Skype ID:
Current location:
Willing to relocate :
Rate/hr :

Additional Information

All your information will be kept confidential according to EEO guidelines.

Apply