ZipRecruiter

Log In

1

System Verilog Jobs (NOW HIRING)

NXP Semiconductors N.V.

Digital Verification

Austin, TX · On-site

$121K/yr

Write System Verilog (UVM) monitors, drivers, response checkers and System Verilog Assertion (SVA) cover properties to match the verification plans. Developing and maintaining portions of a ...

HCP ONE LLC

Design Verification Engineer

San Jose, CA · On-site

$159K - $194K/yr

Key Skills Required · 8+ years of Design Verification experience in semiconductor/ASIC/SoC development. · Strong expertise in System Verilog. · Extensive experience with UVM (Universal ...

Apple

Mixed Signal RTL Design Engineer

Cupertino, CA · On-site

$167K/yr

... System Verilog Good knowledge of Mixed signal concepts Good knowledge of Algorithm development Working experience with physical design teams Good Knowledge of front-end tools (Verilog simulators ...

Apple

Mixed-Signal Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

Expertise creating and using real-numbered analog behavioral models in System Verilog a plus. Wireless experience a plus Ability to work well in a team and be productive under aggressive schedule ...

Apple

Mixed-Signal Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... using System Verilog Experience in UVM methodology and HDL (System Verilog, Verilog) for verification Strong verification skills in problem solving, testing, and debugging Understanding of common ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsSystem Verilog Jobs

System Verilog information

See salary details

$53.5K

$127.2K

$167K

How much do system verilog jobs pay per year?

As of Aug 19, 2026, the average yearly pay for system verilog in the United States is $127,215.00, according to ZipRecruiter salary data. Most workers in this role earn between $98,000.00 and $157,000.00 per year, depending on experience, location, and employer.

What is a system verilog?

A SystemVerilog job typically involves designing, verifying, and testing digital hardware using the SystemVerilog language. Engineers in this role work on developing testbenches, writing assertions, and simulating circuits to ensure functional correctness. These jobs are common in semiconductor and ASIC/FPGA design industries, where verification engineers use SystemVerilog with methodologies like UVM. Strong knowledge of RTL design, verification methodologies, and debugging tools is essential.

What are the typical daily tasks and team interactions for a system verilog engineer?

SystemVerilog Engineers typically spend their days writing, debugging, and optimizing verification testbenches and scripts to ensure hardware designs function as intended. They often collaborate closely with design engineers, participating in design reviews, and providing feedback on specification documents. Frequent interactions with verification teams help in developing comprehensive test plans and resolving functional issues. The role requires proactive communication and teamwork, as successful verification projects depend on close cooperation between multiple engineering disciplines.

What are the key skills and qualifications needed to thrive in the system verilog position, and why are they important?

To thrive as a SystemVerilog Engineer, you should have a solid background in digital design, logic verification, and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys VCS, Cadence Incisive, and UVM methodology is often required, along with relevant certifications or hands-on project experience. Strong analytical thinking, problem-solving, and effective communication are crucial soft skills for collaborating with design and verification teams. Mastery of these skills ensures robust and efficient verification processes, which are critical for delivering high-quality hardware designs on schedule.

What jobs use SystemVerilog?

SystemVerilog is primarily used in roles such as hardware design engineer, verification engineer, and FPGA/ASIC design engineer. These jobs involve designing, modeling, and verifying digital integrated circuits, often requiring knowledge of hardware description languages and simulation tools like ModelSim or QuestaSim.
More about System Verilog jobs

What cities are hiring for System Verilog jobs?

Cities with the most System Verilog job openings:

What are the most commonly searched types of System Verilog jobs?

The most popular types of System Verilog jobs are:

What states have the most System Verilog jobs?

States with the most job openings for System Verilog jobs include:

What job categories do people searching System Verilog jobs look for?

The top searched job categories for System Verilog jobs are:

System Verilog jobs near you
Infographic showing various System Verilog job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 84% Full Time, 12% Part Time, and 3% Contract. Highlights an 92% Physical, 2% Hybrid, and 6% Remote job distribution, with an average salary of $127,215 per year, or $61.2 per hour.

Digital Verification

NXP Semiconductors N.V.

Austin, TX • On-site

$121K/yr

Full-time

Posted 6 days ago

Job description

Job Description:
Duties: Performs semiconductor design engineering duties including design, development, and testing for firm products and devices in conjunction with product development for the electronic communications industry. Define and write IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications). Write System Verilog (UVM) monitors, drivers, response checkers and System Verilog Assertion (SVA) cover properties to match the verification plans. Developing and maintaining portions of a verification environment including scripts and Make files. Debug failing test cases to determine source of failure and track resolution. Collect code and functional coverage results from random simulations, and analyzing uncovered events to determine additional test scenarios needed for coverage. Perform assertion-based formal verification of blocks and IPs to ensure they meet requirements
Qualifications:
Master's degree in Electrical and Computer Engineering, Electronics Engineering, foreign equivalent or related field.
Required skills:
Position requires knowledge gained via completion of a university-level course, internship or related occupation involving:
1. Programming Languages C/Python;
2. Verilog and System Verilog;
3. Verification skills utilizing UVM (Universal Verification Methodology);
4. Computer Architecture;
5. Digital Design with FGPA;
6. VLSI System Design;
7. Verilog RTL debugging utilizing waveforms and source code browsing; and
8. Code and Functional Coverage generation and closure.
Salary: $121000 per year.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6aa0

Apply