Beaverton, OR · On-site
$120 - $150/hr
Develop code for Design and verification that aids with emulation activities, using Verilog/System Verilog/UVM * Develop random stimulus infrastructure by reusing existing UVM simulation constraints ...
Beaverton, OR · On-site
$120 - $150/hr
Develop code for Design and verification that aids with emulation activities, using Verilog/System Verilog/UVM * Develop random stimulus infrastructure by reusing existing UVM simulation constraints ...
Beaverton, OR · On-site
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Minimum Qualifications Minimum of BS + 3 years relevant industry experience.
Beaverton, OR · On-site
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Minimum Qualifications Minimum of BS + 3 years relevant industry experience.
Hillsboro, OR · On-site
$148K - $180K/yr
Creating System Verilog / OVM test benches at the IP & SOC level and validating. * At least 1-year experience in any of the Scripting: Perl, Tcl, python. * Experience with low power design. * Must ...
Hillsboro, OR · On-site
$148K - $180K/yr
Creating System Verilog / OVM test benches at the IP & SOC level and validating. * At least 1-year experience in any of the Scripting: Perl, Tcl, python. * Experience with low power design. * Must ...
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Preferred Qualifications Understanding of the tool flow from RTL to Emulation is a ...
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Preferred Qualifications Understanding of the tool flow from RTL to Emulation is a ...
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Preferred Qualifications Understanding of the tool flow from RTL to Emulation is a ...
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Preferred Qualifications Understanding of the tool flow from RTL to Emulation is a ...
Beaverton, OR · On-site
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Minimum Qualifications Minimum of BS + 10 years relevant industry experience.
Beaverton, OR · On-site
$141K - $172K/yr
... Verilog/System Verilog/UVM - Develop random stimulus infrastructure by reusing existing UVM simulation constraints Minimum Qualifications Minimum of BS + 10 years relevant industry experience.
Beaverton, OR · On-site
Use Verilog to design and System Verilog for block level verification * Assist the Verification team in reviewing and debugging test cases * Run LINT and CDC checks on the RTL code and fix ...
Beaverton, OR · On-site
Use Verilog to design and System Verilog for block level verification * Assist the Verification team in reviewing and debugging test cases * Run LINT and CDC checks on the RTL code and fix ...
Hillsboro, OR · On-site
$148K - $180K/yr
Creating System Verilog / OVM test benches at the IP & SOC level and validating * At least 1 year experience in any of the Scripting: Perl, Tcl, python * Experience with low power design * Must have ...
Hillsboro, OR · On-site
$148K - $180K/yr
Creating System Verilog / OVM test benches at the IP & SOC level and validating * At least 1 year experience in any of the Scripting: Perl, Tcl, python * Experience with low power design * Must have ...
Hillsboro, OR · On-site
$164K - $311K/yr
Proficiency with C/C++, System Verilog coding and debug. * Knowledge and experience with x86 or any other computer architectures. * Familiarity with version control software (GIT). * Experience with ...
Hillsboro, OR · On-site
$164K - $311K/yr
Proficiency with C/C++, System Verilog coding and debug. * Knowledge and experience with x86 or any other computer architectures. * Familiarity with version control software (GIT). * Experience with ...
Hillsboro, OR · On-site
$108 - $201/hr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · On-site
$108 - $201/hr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · Hybrid
$127K - $236K/yr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strong preference * Working experience with Python ...
Hillsboro, OR · Hybrid
$127K - $236K/yr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strong preference * Working experience with Python ...
Tualatin, OR · On-site
$161.70 - $258.80/hr
Familiarity with Verilog, System Verilog, VHDL, UVM * Experience with FPGA‑based system debug or hardware validation * Background in automated test equipment or semiconductor instrumentation ...
Tualatin, OR · On-site
$161.70 - $258.80/hr
Familiarity with Verilog, System Verilog, VHDL, UVM * Experience with FPGA‑based system debug or hardware validation * Background in automated test equipment or semiconductor instrumentation ...
Hillsboro, OR · On-site
$127K - $236K/yr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strong preference * Working experience with Python ...
Hillsboro, OR · On-site
$127K - $236K/yr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strong preference * Working experience with Python ...
Hillsboro, OR · On-site
$127 - $237/hr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strongpreference * Working experience with Python ...
Hillsboro, OR · On-site
$127 - $237/hr
System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must * Pre-existing Experience / familiarity with DDR DRAM technology a strongpreference * Working experience with Python ...
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 5+ years of experience with RTL Design * Good English skills ...
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 5+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · Hybrid
$111K - $147K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 7+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · Hybrid
$111K - $147K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 7+ years of experience with RTL Design * Good English skills ...
Beaverton, OR · On-site
$121K - $174K/yr
DE verifying integration and functionality of design utilizing verification tools and techniques, including Verilog, System Verilog, and overall ASIC design flow. * DE working with verification plan ...
Beaverton, OR · On-site
$121K - $174K/yr
DE verifying integration and functionality of design utilizing verification tools and techniques, including Verilog, System Verilog, and overall ASIC design flow. * DE working with verification plan ...
Hillsboro, OR · Hybrid
$108K - $201K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · Hybrid
$108K - $201K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
Beaverton, OR · On-site
$121K - $174K/yr
DE verifying integration and functionality of design utilizing verification tools and techniques, including Verilog, System Verilog, and overall ASIC design flow. * DE working with verification plan ...
Beaverton, OR · On-site
$121K - $174K/yr
DE verifying integration and functionality of design utilizing verification tools and techniques, including Verilog, System Verilog, and overall ASIC design flow. * DE working with verification plan ...
Hillsboro, OR · On-site
$108K - $201K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
Hillsboro, OR · On-site
$108K - $201K/yr
RTL coding: Verilog / System Verilog * Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent. * 8+ years of experience with RTL Design * Good English skills ...
$56.6K - $67.5K
2% of jobs
$67.5K - $78.4K
4% of jobs
$78.4K - $89.3K
7% of jobs
$89.3K - $100.2K
9% of jobs
$103.2K is the 25th percentile. Wages below this are outliers.
$100.2K - $111.1K
10% of jobs
$111.1K - $122K
7% of jobs
$122K - $132.9K
10% of jobs
The median wage is $134.7K / yr.
$132.9K - $143.8K
6% of jobs
$143.8K - $154.7K
3% of jobs
$165.3K is the 75th percentile. Wages above this are outliers.
$154.7K - $165.7K
17% of jobs
$165.7K - $176.6K
24% of jobs
$56.6K
$134.5K
$176.6K
A SystemVerilog job typically involves designing, verifying, and testing digital hardware using the SystemVerilog language. Engineers in this role work on developing testbenches, writing assertions, and simulating circuits to ensure functional correctness. These jobs are common in semiconductor and ASIC/FPGA design industries, where verification engineers use SystemVerilog with methodologies like UVM. Strong knowledge of RTL design, verification methodologies, and debugging tools is essential.
SystemVerilog Engineers typically spend their days writing, debugging, and optimizing verification testbenches and scripts to ensure hardware designs function as intended. They often collaborate closely with design engineers, participating in design reviews, and providing feedback on specification documents. Frequent interactions with verification teams help in developing comprehensive test plans and resolving functional issues. The role requires proactive communication and teamwork, as successful verification projects depend on close cooperation between multiple engineering disciplines.
To thrive as a SystemVerilog Engineer, you should have a solid background in digital design, logic verification, and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys VCS, Cadence Incisive, and UVM methodology is often required, along with relevant certifications or hands-on project experience. Strong analytical thinking, problem-solving, and effective communication are crucial soft skills for collaborating with design and verification teams. Mastery of these skills ensures robust and efficient verification processes, which are critical for delivering high-quality hardware designs on schedule.
For System Verilog jobs in Oregon, the most frequently searched job titles are:
The top searched job categories for System Verilog jobs in Oregon are:
Beaverton, OR • On-site
8.1
Based on 678 frontline employees who took The Breakroom Quiz
7th of 30 rated technology retailers
People enjoy working here
Good employer
Recommended by students
Paid breaks
Recommended by parents
$120 - $150/hr
Other
Re-posted 16 days ago
As a member of the Emulation verification team, we play a key role in using Emulation for verification of large SoCs. The overall work will involve porting the design onto the Palladium platform, followed by completing the detailed Emulation testplans.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant
At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Computer and electronic product manufacturing
10,000+ Employees
Cupertino, CA, US
1976
