DFT Engineers
Santa Clara, CA · On-site
DFT Engineers Location: Santa Clara, California We are looking for a DFT / ATPG Engineer with strong experience in SoC/ASIC test methodologies, SCAN, MBIST, ATPG, and IJTAG implementation. The ...
Quick apply
Santa Clara, CA · On-site
DFT Engineers Location: Santa Clara, California We are looking for a DFT / ATPG Engineer with strong experience in SoC/ASIC test methodologies, SCAN, MBIST, ATPG, and IJTAG implementation. The ...
Quick apply
Santa Clara, CA · On-site
DFT Engineers Location: Santa Clara, California We are looking for a DFT / ATPG Engineer with strong experience in SoC/ASIC test methodologies, SCAN, MBIST, ATPG, and IJTAG implementation. The ...
OR · On-site
$170K - $250K/yr
The Role We are seeking a highly experienced Senior Design-for-Test (DFT) Engineer to lead and drive DFT architecture and implementation for complex mixed-signal SOCs. This role requires deep ...
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...
Quick apply
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...
San Jose, CA · On-site
Title - Lead ASIC DFT Engineer Location - San Jose, CA - Open for Onsite/Remote (Should be in PST timings though) Visa- USC/GC Experience : 10+ years of hands-on experience in ASIC Design-for-Test ...
Quick apply
San Jose, CA · On-site
Title - Lead ASIC DFT Engineer Location - San Jose, CA - Open for Onsite/Remote (Should be in PST timings though) Visa- USC/GC Experience : 10+ years of hands-on experience in ASIC Design-for-Test ...
San Jose, CA · On-site
$209K - $299K/yr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next-generation DFT architecture across Altera's most advanced FPGA, SoC ...
San Jose, CA · On-site
$209K - $299K/yr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next-generation DFT architecture across Altera's most advanced FPGA, SoC ...
Santa Clara, UT · On-site
$60K - $148K/yr
DFT Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company ...
Santa Clara, UT · On-site
$60K - $148K/yr
DFT Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company ...
Austin, TX · On-site
Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools. * Perform ATPG and pattern simulation for both MBIST and scan. * Collaborate with the ...
Austin, TX · On-site
Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools. * Perform ATPG and pattern simulation for both MBIST and scan. * Collaborate with the ...
San Jose, CA · On-site
$209.50 - $299.20/hr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next‑generation DFT architecture across Altera's most advanced FPGA, SoC ...
New
San Jose, CA · On-site
$209.50 - $299.20/hr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next‑generation DFT architecture across Altera's most advanced FPGA, SoC ...
New
Santa Clara, CA · On-site
Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification] Location: Santa Clara, CA We are seeking an experienced Senior DFT / ATPG Engineer to support NVIDIA's high performance GPU and SoC ...
Santa Clara, CA · On-site
Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification] Location: Santa Clara, CA We are seeking an experienced Senior DFT / ATPG Engineer to support NVIDIA's high performance GPU and SoC ...
Rockford, IL · On-site
Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Type :- */W2 Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are ...
Rockford, IL · On-site
Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Type :- */W2 Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are ...
Santa Clara, CA · On-site
$50 - $55/hr
DFT Engineers Location: Santa Clara, California Type: Contract Work Arrangement: Onsite Number of Openings: 9 & Skill Requirement Required Skills & Qualifications • 5+ years of hands-on experience ...
Quick apply
Santa Clara, CA · On-site
$50 - $55/hr
DFT Engineers Location: Santa Clara, California Type: Contract Work Arrangement: Onsite Number of Openings: 9 & Skill Requirement Required Skills & Qualifications • 5+ years of hands-on experience ...
Richardson, TX · On-site
$106K - $184K/yr
The DFT Engineer delivers hands-on expertise in designing and deploying advanced Design-for-Test solutions for semiconductor chip development. This role drives robust DFT architectures-including ATPG ...
Richardson, TX · On-site
$106K - $184K/yr
The DFT Engineer delivers hands-on expertise in designing and deploying advanced Design-for-Test solutions for semiconductor chip development. This role drives robust DFT architectures-including ATPG ...
$209K - $299K/yr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next-generation DFT architecture across Altera's most advanced FPGA, SoC ...
$209K - $299K/yr
About the Role The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next-generation DFT architecture across Altera's most advanced FPGA, SoC ...
DFT Engineer Responsibilities * Define & document DFT requirements/Specifications for IP/Block and Chip level * Execute DFT Lint to identify scan DRC violations and resolution * Top level and hard ...
Quick apply
DFT Engineer Responsibilities * Define & document DFT requirements/Specifications for IP/Block and Chip level * Execute DFT Lint to identify scan DRC violations and resolution * Top level and hard ...
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams ...
San Jose, CA · On-site
$179 - $286/hr
We are seeking an experienced Senior DFT Technical Manager to lead DFT design and implementation for advanced SoC products while serving as a key technical interface between customers and MediaTek ...
New
San Jose, CA · On-site
$179 - $286/hr
We are seeking an experienced Senior DFT Technical Manager to lead DFT design and implementation for advanced SoC products while serving as a key technical interface between customers and MediaTek ...
New
$170K - $250K/yr
The Role We are seeking a highly experienced Senior Design-for-Test (DFT) Engineer to lead and drive DFT architecture and implementation for complex mixed-signal SOCs. This role requires deep ...
$170K - $250K/yr
The Role We are seeking a highly experienced Senior Design-for-Test (DFT) Engineer to lead and drive DFT architecture and implementation for complex mixed-signal SOCs. This role requires deep ...
San Jose, CA · On-site
$141K - $226K/yr
The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...
San Jose, CA · On-site
$141K - $226K/yr
The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...
Plano, TX · Remote
Key skills for Lead ASIC DFT: please see these key words of in the project description for the profile consideration. "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern ...
Quick apply
Plano, TX · Remote
Key skills for Lead ASIC DFT: please see these key words of in the project description for the profile consideration. "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern ...
San Jose, CA · On-site
$141K - $226K/yr
The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...
San Jose, CA · On-site
$141K - $226K/yr
The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing ...
$69.5K - $70.9K
5% of jobs
$70.9K - $72.3K
9% of jobs
$72.3K - $73.7K
6% of jobs
$74.3K is the 25th percentile. Wages below this are outliers.
$73.7K - $75.1K
10% of jobs
$75.1K - $76.5K
10% of jobs
The median wage is $77.7K / yr.
$76.5K - $78K
10% of jobs
$78K - $79.4K
10% of jobs
$79.4K - $80.8K
10% of jobs
$81.2K is the 75th percentile. Wages above this are outliers.
$80.8K - $82.2K
6% of jobs
$82.2K - $83.6K
10% of jobs
$83.6K - $85K
10% of jobs
$69.5K
$78.1K
$85K
| Aspect | Dft | Draftsman |
|---|---|---|
| Required Credentials | Typically requires a diploma or certification in drafting or engineering | Often requires a diploma or technical training in drafting or architecture |
| Work Environment | Works in engineering, construction, or manufacturing settings | Works mainly in architectural or engineering offices |
| Industry Usage | Commonly used in engineering, manufacturing, and construction industries | Primarily used in architecture and civil engineering sectors |
| Job Focus | Designing and creating technical drawings for engineering projects | Preparing detailed architectural or structural drawings |
In summary, Dft and Draftsman roles share similar skills and work environments, often requiring technical diplomas. Dft typically refers to a broader engineering drafting role, while Draftsman is more focused on architectural drawings. Both are essential in their respective industries for translating concepts into technical plans.

Hello,
I hope you're doing well
My name is Vyshu, and I’m reaching out from Intellectt Inc. regarding an exciting contract opportunity for a DFT Engineers based in Santa Clara, California with one of our prestigious clients.
I would love to connect and discuss this opportunity in more detail. Please feel free to share your updated resume at vyshnavi.t@intellectt.com
Title: DFT Engineers
Location: Santa Clara, California
Job Description:
We are looking for a DFT / ATPG Engineer with strong experience in SoC/ASIC test methodologies, SCAN, MBIST, ATPG, and IJTAG implementation. The candidate will work on DFT insertion, verification, pattern generation, coverage analysis, and debug for high-performance semiconductor designs.
Required Skills & Qualifications:
BE/B.Tech in Electronics or related field
5+ years of hands-on experience in DFT and ATPG for SoC/ASIC designs
Strong knowledge of:
Experience in:
Verification experience for:
Thanks & Regards
Vyshnavi
Recruiter
Intellectt Inc
vyshnavi.t@intellectt.com
Direct: 732 204 6550
Desk number: 732 412 6999- Ext: 225
Sourced by ZipRecruiter
51 - 200 Employees
Iselin, NJ, US
2018