1

Associate Asic Verification Engineer Jobs (NOW HIRING)

NVIDIA is looking for a ASIC Verification Engineer to help verify our global IP! This position offers an opportunity to impact an array of products while collaborating with teams from design ...

ASIC Verification Engineer

Irvine, CA ยท On-site

$91K - $146K/yr

ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group The Opportunity Broadcom is the global leader in semiconductor solutions, and our High Speed Interconnect Product (HSIP) team ...

ASIC Verification Engineer

Irvine, CA ยท On-site +1

$91K - $146K/yr

ASIC Verification EngineerHigh Speed Interconnect Product (HSIP) Group TheOpportunity Broadcom is ... As a member of this elite engineering team, you won't just be "testing code"-you will be verifying ...

NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have a real ...

Senior ASIC Design Verification Engineer

OR ยท Remote

$200K - $300K/yr

Senior ASIC Design Verification Engineer Summary: * As a Senior ASIC Design Verification Engineer, you will be responsible for all aspects of digital SoC verification . * You will work the architects ...

next page

Showing results 1-20

Associate Asic Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do associate asic verification engineer jobs pay per year?

As of May 29, 2026, the average yearly pay for associate asic verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is the difference between Associate Asic Verification Engineer vs Digital Design Engineer?

AspectAssociate Asic Verification EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of verification toolsBachelor's or higher in Electrical Engineering or Computer Engineering; focus on digital circuit design
Work EnvironmentVerification teams within semiconductor or tech companies, using simulation and verification toolsDesign teams creating digital circuits, using HDL languages like VHDL or Verilog
Employer & Industry UsageCommon in semiconductor, electronics, and tech companiesPrevalent in semiconductor, consumer electronics, and hardware development firms

The Associate Asic Verification Engineer primarily focuses on verifying ASIC designs through simulation and testing, ensuring functionality and performance. In contrast, the Digital Design Engineer is responsible for designing digital circuits and implementing hardware logic. Both roles require a strong background in digital electronics, but verification emphasizes testing and validation, while design emphasizes creation and implementation of digital systems.

More about Associate Asic Verification Engineer jobs
What cities are hiring for Associate Asic Verification Engineer jobs? Cities with the most Associate Asic Verification Engineer job openings:
What are the most commonly searched types of Asic Verification Engineer jobs? The most popular types of Asic Verification Engineer jobs are:
What states have the most Associate Asic Verification Engineer jobs? States with the most job openings for Associate Asic Verification Engineer jobs include:
What job categories do people searching Associate Asic Verification Engineer jobs look for? The top searched job categories for Associate Asic Verification Engineer jobs are:

Remote ASIC Verification Engineer: ARM/IP Focus

Capgemini Engineering

Manhattan, NY โ€ข Remote

$76.20K - $187.74K/yr

Full-time

This job post hasย expired today.ย Applications are no longer accepted.


Job description

A global engineering firm is looking for an experienced ASIC Verification Engineer to work remotely. You will verify ARM-related IPs and participate in all aspects of the project lifecycle. This role requires strong skills in C-based test case design, UVM test environments, and a keen focus on quality assurance and collaboration across teams.

The base compensation ranges from $76,200 to $187,740 per year, along with comprehensive benefits. #J-18808-Ljbffr