ZipRecruiter

Log In

1

Associate Asic Verification Engineer Jobs in New York

Ciena

Principal Digital Verification Engineer

Manhattan, NY · On-site

$147K - $234K/yr

Your role as an expert digital verification engineer will be to propose and implement innovative ... As an ASIC verification Prime, you would be responsible for all aspects of the verification of the ...

Normal Computing

Design Verification Engineer

New York, NY · On-site

$140K - $180K/yr

The Role As a Design Verification Engineer at Normal, you will verify our own physics-inspired ... Thermodynamic ASIC Verification: Own design verification for Normal's internal silicon: testbench ...

Airspan

UVM SYSTEMVERILOG VERIFICATION ENGINEER

Warren, NJ · On-site

$141K/yr

... ASIC and FPGA designs. You will work closely with design and development teams to ensure compliance with specifications and industry standards. Key Responsibilities * Develop and implement UVM-based ...

Jane Street

ASIC Engineer

New York, NY

$181K/yr

Verification (including formal) * Interested in using software engineering techniques to improve the hardware design process, and experience programming in some high-level languages (Python, C ...

Jane Street

ASIC Engineer

New York, NY · On-site

$181K/yr

Verification (including formal) * Interested in using software engineering techniques to improve the hardware design process, and experience programming in some high-level languages (Python, C ...

Ciena Corporation

THW Client Co-op

New York, NY · On-site

$27 - $37.50/hr

As a successful candidate, you will be working within the ASIC IP team with other design and verification engineers, performing digital ASIC design and verification of the Client sub-systems and ...

Ciena

THW Client Co-op

Manhattan, NY · On-site

$27 - $37.50/hr

As a successful candidate, you will be working within the ASIC IP team with other design and verification engineers, performing digital ASIC design and verification of the Client sub-systems and ...

Jane Street

ASIC Physical Design Engineer

New York, NY · On-site

$148K - $153K/yr

About the Position We are looking to hire an ASIC Physical Design Engineer to help us design, test ... verification, power analysis) * You don't need to have optimized every last detail of every flow ...

Jane Street

ASIC Physical Design Engineer

New York, NY

$148K - $153K/yr

About the Position We are looking to hire an ASIC Physical Design Engineer to help us design, test ... verification, power analysis) * You don't need to have optimized every last detail of every flow ...

next page

Showing results 1-20

All JobsAssociate Asic Verification Engineer JobsAssociate Asic Verification Engineer Jobs in New York

Associate Asic Verification Engineer information

What is the difference between Associate Asic Verification Engineer vs Digital Design Engineer?

AspectAssociate Asic Verification EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of verification toolsBachelor's or higher in Electrical Engineering or Computer Engineering; focus on digital circuit design
Work EnvironmentVerification teams within semiconductor or tech companies, using simulation and verification toolsDesign teams creating digital circuits, using HDL languages like VHDL or Verilog
Employer & Industry UsageCommon in semiconductor, electronics, and tech companiesPrevalent in semiconductor, consumer electronics, and hardware development firms

The Associate Asic Verification Engineer primarily focuses on verifying ASIC designs through simulation and testing, ensuring functionality and performance. In contrast, the Digital Design Engineer is responsible for designing digital circuits and implementing hardware logic. Both roles require a strong background in digital electronics, but verification emphasizes testing and validation, while design emphasizes creation and implementation of digital systems.

What are the most commonly searched types of Asic Verification Engineer jobs in New York? The most popular types of Asic Verification Engineer jobs in New York are:
What are popular job titles related to Associate Asic Verification Engineer jobs in New York? For Associate Asic Verification Engineer jobs in New York, the most frequently searched job titles are:
What job categories do people searching Associate Asic Verification Engineer jobs in New York look for? The top searched job categories for Associate Asic Verification Engineer jobs in New York are:
What cities in New York are hiring for Associate Asic Verification Engineer jobs? Cities in New York with the most Associate Asic Verification Engineer job openings:
Associate Asic Verification Engineer jobs near you
Infographic showing various Associate Asic Verification Engineer job openings in New York as of June 2026, with employment types broken down into 42% Full Time, 56% Part Time, and 2% Contract. Highlights an 92% Physical, 3% Hybrid, and 5% Remote job distribution.

Principal Digital Verification Engineer

Ciena Corporation

New York, NY • On-site

$147K - $234K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 29 days ago

Job description

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We're a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact.
How You Will Contribute:
The Wavelogic family of products is widely used in Ciena's optical fiber transmission solutions and is one of the main contributors to Ciena's success in the telecommunications industry. To further strengthen our team, we are looking for an expert digital verification engineer who will be involved in the verification of these products, working within a team of digital design engineers, verification engineers and architects, in our Rochester NY office.
Your role as an expert digital verification engineer will be to propose and implement innovative verification strategies, in order to thoroughly simulate and validate functional blocks, cores, and subsystems for the Wavelogic family of products. Following are examples of responsibilities in this role, however the role is not necessarily limited to this list and can vary from project to project:
  • You will be expected to quickly understand the architecture and functional requirements of the project in order to effectively communicate and collaborate with systems engineers and architects.
  • You will be responsible for the complete and detailed validation of entire subsystems by using an appropriate combination of simulation, formal and coverage methods.
  • You will be responsible for creating, reviewing and optimizing simulation environment components, test case scenarios as well as functional coverage and formal verification test plans.
  • You will be expected, if/when appropriate, to lead focused groups of individuals or mentor individuals and manage their priorities towards reaching a specific set of objectives
  • You will be accountable for estimating schedules, and once approved track them towards timely completion, while providing clear and precise status updates at regular intervals
  • Possibility of reporting directly to the Senior Manager as an ASIC Verification Prime
    • As an ASIC verification Prime, you would be responsible for all aspects of the verification of the digital portion of the Serdes as well as working with partner teams to ensure overall Serdes coverage.
    • You would also be responsible for participating in architectural and design reviews to proactively advise on verification impacts and improvements for schedule and or coverage.

The Must Haves:
  • Minimum Bachelor's degree in Electrical or Computer Engineering, Computer Science or other applicable scientific degree coupled with expert level experience in the use of System Verilog, UVM, SVA, and simulators from major vendors.
  • Proven ability in determining appropriate and comprehensive digital verification and coverage strategies
  • Highly motivated self-starter, able to work independently, while being a great teammate
  • Ability to methodically address (debug) sophisticated technical problems.
  • Excellent organization, written and oral English communication skills.

Assets:
  • Experience with
    • Formal verification methods
    • DSP and/or Forward Error Correction
    • Using Jira for bug tracking and GIT for source code management and revision tracking
  • Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++.

The annual salary range for this position is $147,100 - $234,900.
Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.
Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Apply