1

Asic Design Manager Jobs (NOW HIRING)

Manage and mentor electrical and computer engineers through knowledge transfer on technical ... of ASIC development * 2+ years of design implementation and verification using Verilog/VHDL * 5+ ...

Sr. Engineer, ASIC Design

San Jose, CA · On-site

$160K - $192K/yr

Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by ... manage his or her own time to take projects to completion with limited supervision and guidance.

ASIC/FPGA Design Manager

North Reading, MA · On-site

$126K - $173K/yr

ASIC/FPGA Design Manager Background Our client is seeking an experienced FPGA Design Manager to lead a team of ASIC & FPGA engineers supporting the development of next-generation equipment and test ...

Sr. Engineer, ASIC Design

San Jose, CA · On-site

$160K - $192K/yr

Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by ... manage his or her own time to take projects to completion with limited supervision and guidance.

Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.

ASIC Engineer

San Jose, CA

$194K/yr

With over 20 man years of contingent staffing experience, the management & execution team is ... ASIC Design, FPGA, RTL Design, Chip Architecture, ASIC, Implementation,Synthesis /Conformal ...

Sr. Manager, ASIC Design

San Jose, CA · On-site

$210K - $240K/yr

About the Role As a Sr. Manager, ASIC Design, you will lead a team of engineers in delivering complex ASIC designs from specification to tape-out. This role covers all aspects of front-end ASIC ...

ASIC designer

Waukesha, WI · On-site

$40 - $50/hr

The successful candidate will interface with ASIC simulation & design teams, and Hardware Subsystem ... Working knowledge of project management processes and procedures. * Experience with typical related ...

ASIC designer

Waukesha, WI · On-site

$40 - $50/hr

The successful candidate will interface with ASIC simulation & design teams, and Hardware Subsystem ... Working knowledge of project management processes and procedures. * Experience with typical related ...

Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.

next page

Showing results 1-20

Asic Design Manager information

See salary details

$42K

$114.5K

$201.5K

How much do asic design manager jobs pay per year?

As of Jun 28, 2026, the average yearly pay for asic design manager in the United States is $114,491.00, according to ZipRecruiter salary data. Most workers in this role earn between $83,500.00 and $144,000.00 per year, depending on experience, location, and employer.

What is the difference between Asic Design Manager vs Asic Design Engineer?

AspectAsic Design ManagerAsic Design Engineer
ResponsibilitiesOversees ASIC design projects, manages teams, and coordinates with stakeholdersPerforms ASIC design, coding, simulation, and verification tasks
Required SkillsLeadership, project management, ASIC design knowledgeHardware description languages, circuit design, verification skills
ExperienceTypically 8+ years in ASIC design, with leadership experienceUsually 2-5 years in ASIC design roles
Work EnvironmentDesign teams, project planning, cross-functional collaborationDesign labs, simulation environments, coding and testing

The main difference between an Asic Design Manager and an Asic Design Engineer lies in their roles. The manager oversees projects and teams, focusing on leadership and coordination, while the engineer concentrates on technical ASIC design and implementation. Both roles require ASIC design expertise, but the manager's role is more strategic and supervisory.

What are the key skills and qualifications needed to thrive as an ASIC Design Manager, and why are they important?

To thrive as an ASIC Design Manager, you need expertise in digital and analog ASIC design, project management experience, and typically a degree in electrical engineering or a related field. Familiarity with industry-standard EDA tools (such as Cadence or Synopsys), verification methodologies, and knowledge of relevant design flows is crucial. Strong leadership, communication, and problem-solving skills help manage teams and coordinate with cross-functional stakeholders. These competencies ensure high-quality chip designs are delivered on time and meet performance and cost targets, which is vital for organizational success.

What are some common challenges faced by an ASIC Design Manager in leading multidisciplinary teams?

ASIC Design Managers often navigate the complexities of coordinating multidisciplinary teams, including digital, analog, verification, and physical design engineers. One common challenge is ensuring clear communication across these specialties to maintain alignment on project goals, timelines, and technical requirements. Additionally, managing shifting priorities, resolving technical bottlenecks, and balancing resource allocation are frequent hurdles. Successful managers foster collaboration, set clear expectations, and leverage structured project management practices to keep teams productive and motivated.

What does an ASIC Design Manager do?

An ASIC Design Manager oversees the design and development of Application Specific Integrated Circuits (ASICs), managing a team of engineers through the entire chip design process. They coordinate project timelines, ensure technical specifications are met, and facilitate communication between design, verification, and manufacturing teams. Their role also involves resource planning, risk management, and ensuring that the final product meets performance, cost, and quality targets.
More about Asic Design Manager jobs
What cities are hiring for Asic Design Manager jobs? Cities with the most Asic Design Manager job openings:
What are the most commonly searched types of Asic Design jobs? The most popular types of Asic Design jobs are:
What states have the most Asic Design Manager jobs? States with the most job openings for Asic Design Manager jobs include:
Infographic showing various Asic Design Manager job openings in the United States as of June 2026, with employment types broken down into 100% Full Time. Highlights an 86% In-person, and 14% Hybrid job distribution, with an average salary of $114,491 per year, or $55 per hour.
ASIC Design Engineer lll

Full-time

Posted 13 days ago


Hewlett Packard Enterprise rating

8.3

Company rating: 8.3 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

31st of 139 rated electronics manufacturers


Job description

ASIC Design Engineer lllThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

ASIC Design Engineer - Networking SoC


HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.


Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.
As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.


Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.

Position Summary

We are seeking a highly motivated RTL Design Engineer with approximately 5 years of industry experience to join our networking silicon development team. The successful candidate will be responsible for the microarchitecture, RTL implementation, integration, and bring-up of high-performance networking IPs and subsystems used in next-generation switch, router, SmartNIC, DPU, and AI networking products.

The ideal candidate possesses strong digital design fundamentals, hands-on RTL development experience, and familiarity with modern networking protocols and high-speed interfaces.

Responsibilities

  • Define microarchitecture specifications based on system and architectural requirements.
  • Develop high-quality RTL using System Verilog/Verilog for networking Datapath and control-plane logic.
  • Design and implement networking blocks or parts of the blocks such as (Depending on the needs):
    • Packet processing pipelines
    • DMA engines
    • Traffic management
    • Buffer management
    • Queue managers
    • Flow-control mechanisms
    • Statistics and monitoring engines
  • Collaborate with architecture, verification, physical design, and firmware teams throughout the development cycle.
  • Perform RTL linting, CDC analysis, synthesis, and timing closure support.
  • Develop design documentation including architecture specifications, microarchitecture documents, and implementation guides.
  • Support FPGA prototyping and post-silicon bring-up activities.
  • Analyze and debug functional issues found during simulation, emulation, FPGA validation, and silicon bring-up.
  • Participate in design reviews and contribute to engineering best practices.

Required Qualifications

  • Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field.
  • 5+ years of ASIC/SoC RTL design experience.
  • Strong expertise in:
    • SystemVerilog
    • Verilog
    • Digital logic design
    • Finite State Machines (FSMs)
    • Clock-domain crossing (CDC)
    • Reset-domain crossing (RDC)
    • Low-power design concepts
  • Familiarity with AMBA protocols:
    • AXI4
    • AXI-Stream
    • APB
    • AHB
  • Understanding of ASIC design flow including:
    • Lint
    • CDC
    • Synthesis
    • STA fundamentals
  • Experience using industry-standard EDA tools from Synopsys, Cadence, or Siemens.

Nice to have

  • Experience with networking protocols such as:
    • Ethernet (10G/25G/100G/400G/800G)
    • TCP/IP
    • RDMA
    • PCIe
    • CXL
  • Experience designing packet-processing pipelines.
  • Knowledge of high-speed SerDes architectures and MAC/PCS interfaces.
  • Experience with FPGA prototyping and hardware validation.
  • Exposure to performance modeling and architectural tradeoff analysis.

Desired Skills

  • Strong debugging and problem-solving abilities.
  • Ability to work effectively in a cross-functional team environment.
  • Excellent written and verbal communication skills.
  • Self-driven with a strong sense of ownership and accountability.
  • Ability to drive complex technical tasks from concept through silicon.

Key Success Metrics

  • Delivery of clean, synthesizable RTL with minimal functional escapes.
  • First-pass silicon success.
  • Efficient closure of design quality metrics including lint, CDC, and timing.
  • Successful execution of networking subsystem features within project schedules.
  • Strong collaboration across architecture, verification, and implementation teams.

#unitedstates #hybrid

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#networking

Job:

Engineering

Job Level:

TCP_03"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 120,000 - 243,000 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual's own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.


What Hewlett Packard Enterprise employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom