ZipRecruiter

Log In

1

Asic Design Internship Jobs (NOW HIRING)

Ralliant

ASIC Design Intern

Beaverton, OR · On-site

We are seeking a motivated ASIC Design Intern (Co-op or Internship) to join our engineering team during the summer term. This role is designed for students who are eager to gain hands-on experience ...

next page

Showing results 1-20

People also search for

All JobsAsic Design Internship Jobs

Asic Design Internship information

See salary details

$9

$19

$36

How much do asic design internship jobs pay per hour?

As of Jun 7, 2026, the average hourly pay for asic design internship in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is an ASIC Design Internship?

An ASIC Design Internship is a temporary position, usually for students or recent graduates, where individuals work with a team to help design, test, and verify application-specific integrated circuits (ASICs). Interns typically assist in various stages of the hardware design process, such as schematic capture, RTL coding, simulation, and debugging. This role provides hands-on experience with industry-standard tools and methodologies, and helps interns develop a deeper understanding of digital circuit design. The internship often serves as a stepping stone to a full-time career in hardware or semiconductor design.

What is the difference between Asic Design Internship vs Asic Design Engineer?

AspectAsic Design InternshipAsic Design Engineer
QualificationsTypically pursuing or recent graduate in Electrical Engineering or Computer EngineeringBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field
Work EnvironmentInternship programs in semiconductor companies or design firms, often part-time or temporaryFull-time professional role in ASIC design teams within tech or semiconductor companies
ResponsibilitiesAssisting in design, simulation, and verification tasks under supervisionLeading ASIC design projects, implementing and testing complex circuits
Experience LevelEntry-level, learning-focusedMid-level to senior, with industry experience

The main difference between an Asic Design Internship and an Asic Design Engineer is the experience level and responsibilities. Internships are designed for students or recent graduates gaining foundational knowledge, while engineers are full-time professionals managing complex ASIC projects.

What are the key skills and qualifications needed to thrive as an ASIC Design Intern, and why are they important?

To thrive as an ASIC Design Intern, you need a solid understanding of digital logic design, computer architecture, and proficiency with hardware description languages such as Verilog or VHDL, typically gained through coursework in electrical or computer engineering. Familiarity with Electronic Design Automation (EDA) tools like Cadence or Synopsys, and simulation/debugging environments, is often expected. Attention to detail, strong problem-solving skills, and effective communication help interns excel in collaborative and fast-paced engineering teams. These skills and qualities are crucial for accurately designing, verifying, and implementing complex integrated circuits while contributing to successful project outcomes.

What types of projects and responsibilities can I expect during an ASIC Design Internship?

During an ASIC Design Internship, you’ll typically work on tasks such as digital circuit design, verification, and simulation using industry-standard tools like Verilog or VHDL. Interns often assist with block-level design, logic synthesis, and RTL (Register Transfer Level) coding, collaborating closely with experienced engineers. You may also participate in debugging sessions, run validation tests, and help document your design processes. This hands-on exposure helps you build a strong foundation in ASIC workflows, teamwork, and problem-solving within a fast-paced engineering environment.
What cities are hiring for Asic Design Internship jobs? Cities with the most Asic Design Internship job openings:
What are the most commonly searched types of Asic Design jobs? The most popular types of Asic Design jobs are:
What states have the most Asic Design Internship jobs? States with the most job openings for Asic Design Internship jobs include:
Asic Design Internship jobs near you
Senior Manager, ASIC Design

Senior Manager, ASIC Design

Marvell Technology, Inc.

Santa Clara, CA • On-site

Full-time

Life, Retirement

Posted 21 days ago

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system's interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI's Photonic Fabric™ is the next-generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.
The Photonic Fabric™ is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high bandwidth, low power, and low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute-to-compute and compute-to-memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.
This innovation empowers hyperscalers to enhance the efficiency and cost-effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO2 impact. To bolster customer collaborations, Celestial AI is developing a Photonic Fabric ecosystem consisting of tier-1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.
What You Can Expect
We are seeking an experienced Senior Manager, ASIC Design to lead our ASIC chip design team. Reporting to the Senior Director, ASIC Engineering, you will manage a team and oversee the end-to-end design and development of high-performance ASICs, ensuring technical excellence, on-time project delivery, and alignment with company goals.
This role demands proven technical expertise in advanced ASIC design flows and leadership in execution, scheduling, cross-functional coordination, and final product delivery.
What We're Looking For
  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience or equivalent professional experience in lieu of a formal degree
  • 8+ years of ASIC/SOC digital design experience
  • 3+ years of people management experience
  • Excellent leadership, communication, team building and stakeholder management skills
  • Ability to coordinate across multiple projects, manage risks and escalations, and work under tight schedules and budget constraints
  • Strong knowledge across the full ASIC/SOC development cycle from microarchitecture development to tape-out in advanced process technologies
  • Outstanding technical expertise in microarchitecture development, RTL coding (Verilog/SystemVerilog), synthesis, STA/timing closure, physical design, and verification methodologies
  • Hands on design experience in one or more industry standards/protocol stacks such as CXL, PCIe, HBM, UCIe, UALink etc
  • Demonstrated ability to optimize designs for PPA (power, performance, area) and to integrate major subsystems (interconnect, I/O, memory)
  • Proficiency with front end development tools/methodologies, and scripting for automation and flow integration

Expected Base Pay Range (USD)
161,600 - 239,210, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-VM1

Apply