ASIC Design Intern
$35 - $45/hr
This team spans the full design cycle--from micro-architecture and RTL design to timing closure and tapeout readiness--enabling next-generation enterprise and AI data center storage solutions.
Quick apply
$35 - $45/hr
This team spans the full design cycle--from micro-architecture and RTL design to timing closure and tapeout readiness--enabling next-generation enterprise and AI data center storage solutions.
Quick apply
$35 - $45/hr
This team spans the full design cycle--from micro-architecture and RTL design to timing closure and tapeout readiness--enabling next-generation enterprise and AI data center storage solutions.
$35 - $45/hr
This team spans the full design cycle-from micro-architecture and RTL design to timing closure and tapeout readiness-enabling next-generation enterprise and AI data center storage solutions.
$35 - $45/hr
This team spans the full design cycle-from micro-architecture and RTL design to timing closure and tapeout readiness-enabling next-generation enterprise and AI data center storage solutions.
San Jose, CA · On-site
$35 - $45/hr
This team spans the full design cycle-from micro-architecture and RTL design to timing closure and tapeout readiness-enabling next-generation enterprise and AI data center storage solutions.
San Jose, CA · On-site
$35 - $45/hr
This team spans the full design cycle-from micro-architecture and RTL design to timing closure and tapeout readiness-enabling next-generation enterprise and AI data center storage solutions.
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
Quick apply
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
San Jose, CA · On-site
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
San Jose, CA · On-site
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
$35 - $45/hr
Willingness to learn ASIC design flows, tools, and methodologies. * Strong attention to detail and ability to follow structured workflows. Preferred Qualifications * Introductory exposure to DFT ...
Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize and optimize RTL for timing, area and power.
Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize and optimize RTL for timing, area and power.
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, 40 hours, based out of Santa Clara, CA or Austin, TX. Who You Are
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, 40 hours, based out of Santa Clara, CA or Austin, TX. Who You Are
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the next generation of high-performance AI systems. You will work closely with package, PCB, ASIC, and ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the next generation of high-performance AI systems. You will work closely with package, PCB, ASIC, and ...
Camarillo, CA · On-site
$5.0K/mo
Must have experience with digital IC design, methodology, and tools. Should be able to work ... ASIC platforms. Should be able to work with processors, develop algorithms, and optimize ...
Camarillo, CA · On-site
$5.0K/mo
Must have experience with digital IC design, methodology, and tools. Should be able to work ... ASIC platforms. Should be able to work with processors, develop algorithms, and optimize ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the next generation of high-performance AI systems. You will work closely with package, PCB, ASIC, and ...
Quick apply
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the next generation of high-performance AI systems. You will work closely with package, PCB, ASIC, and ...
Must have experience with digital IC design, methodology, and tools. Should be able to work ... ASIC platforms. Should be able to work with processors, develop algorithms, and optimize ...
Must have experience with digital IC design, methodology, and tools. Should be able to work ... ASIC platforms. Should be able to work with processors, develop algorithms, and optimize ...
$159K - $164K/yr
Qualifications Minimum: • MS in EE/CS with 8-10 years of previous experience. • Exposure on ASIC design, layout, and semiconductor device/process through previous work/intern experience or course ...
$159K - $164K/yr
Qualifications Minimum: • MS in EE/CS with 8-10 years of previous experience. • Exposure on ASIC design, layout, and semiconductor device/process through previous work/intern experience or course ...
Santa Clara, CA · On-site
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
Santa Clara, CA · On-site
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
An ASIC Design Intern assists in the design, verification, and testing of Application-Specific Integrated Circuits (ASICs). Interns work with experienced engineers to develop digital or analog circuit designs, run simulations, and debug hardware issues. They gain hands-on experience with design tools, scripting languages, and verification methodologies. This role provides valuable industry exposure and helps interns build skills in VLSI, RTL design, and semiconductor development.
To thrive as an ASIC Design Intern, you need a solid foundation in digital logic design, computer architecture, and proficiency with hardware description languages such as Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools like Cadence or Synopsys and experience with simulation and debugging environments are highly valued. Strong problem-solving skills, attention to detail, and effective communication make you stand out in collaborative team projects. These skills ensure you can contribute effectively to complex design tasks, learn quickly, and integrate seamlessly into professional ASIC development teams.
As an ASIC Design Intern, your responsibilities may include assisting with the design and verification of digital circuits, creating testbenches, running simulations, and helping debug hardware issues alongside experienced engineers. You may also document design processes, participate in reviews, and contribute to tool flow development or optimization tasks. Interns often work closely with senior design, verification, and physical design engineers, gaining exposure to a variety of stages in the ASIC development lifecycle. This hands-on experience not only builds your technical expertise but also helps you develop teamwork and project management skills, which are essential for advancing in hardware engineering roles.

$35 - $45/hr
Internship
Posted 24 days ago
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
About The Role
You will join the System on Chip (SoC) Design Team at SK hynix memory solutions America, a group dedicated to delivering best-in-class controllers for high-performance SSDs. This team spans the full design cycle—from micro-architecture and RTL design to timing closure and tapeout readiness—enabling next-generation enterprise and AI data center storage solutions.
Responsibilities
Minimum Qualifications
Preferred Qualifications
COMPENSATION: $35/hr - $45/hr
Sourced by ZipRecruiter
201 - 500 Employees
San Jose, CA, US
2004