ZipRecruiter

Log In

1

Semiconductor Packaging Engineer Jobs (NOW HIRING)

Texas Instruments

Packaging Engineer

Dallas, TX · On-site

... packaging, or high-voltage technologies About Us Why TI? * Engineer your future. We empower our ... TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded ...

Apple

IC Packaging Integration Engineer

Austin, TX · On-site

We are looking for versatile and passionate IC Packaging Engineer to join our team! • You will be ... We are looking for someone experienced in the semiconductor packaging and/or system integration.

NCSU

CLAWS Packaging Engineer

Raleigh, NC · On-site

Essential Job Duties We are seeking an experienced semiconductor device Packaging Engineer to join our research foundry team, supporting the development of advanced RF, Power, and Photonic devices ...

Qualcomm

Senior Packaging Engineer

San Diego, CA · On-site

$127K - $190K/yr

Engineering Group, Engineering Group > Packaging Engineering General Summary: The IC Package ... Experience with semiconductor packaging, SMT/BLR processes, or mechanical characterization.

Texas Instruments

Packaging Engineer

Dallas, TX · On-site

As a member of our Packaging team, you'll have the chance to interact with many product groups and ... TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded ...

next page

Showing results 1-20

All JobsSemiconductor Packaging Engineer Jobs

Semiconductor Packaging Engineer information

See salary details

$19

$42

$67

How much do semiconductor packaging engineer jobs pay per hour?

As of Jun 12, 2026, the average hourly pay for semiconductor packaging engineer in the United States is $42.37, according to ZipRecruiter salary data. Most workers in this role earn between $32.69 and $49.28 per hour, depending on experience, location, and employer.

What is the difference between Semiconductor Packaging Engineer vs Test Engineer?

AspectSemiconductor Packaging EngineerTest Engineer
Required CredentialsBachelor's in Electrical Engineering, Materials Science, or related fields; certifications like IPC or SEMIBachelor's in Electrical Engineering, Electronics, or related fields; certifications in testing standards
Work EnvironmentDesign labs, manufacturing facilities, cleanroomsTesting labs, production lines, quality assurance departments
Industry UsageSemiconductor manufacturing, electronics companiesElectronics manufacturing, semiconductor companies

Semiconductor Packaging Engineers focus on designing and developing packaging solutions to protect and connect semiconductor devices, while Test Engineers concentrate on testing and validating semiconductor products to ensure quality and performance. Both roles are essential in the semiconductor industry and often collaborate during product development.

What are the key skills and qualifications needed to thrive as a Semiconductor Packaging Engineer, and why are they important?

To thrive as a Semiconductor Packaging Engineer, you need a strong background in materials science, mechanical or electrical engineering, and semiconductor manufacturing processes, typically supported by a relevant engineering degree. Proficiency with CAD tools, simulation software (such as ANSYS or COMSOL), and familiarity with industry standards like JEDEC are essential. Critical thinking, problem-solving, and effective teamwork are standout soft skills for this role. These competencies ensure the development of reliable, high-performance semiconductor packages that meet demanding industry requirements.

What does a Semiconductor Packaging Engineer do?

A Semiconductor Packaging Engineer is responsible for designing, developing, and implementing the enclosures (or 'packages') that protect semiconductor devices and enable their integration into electronic systems. They work on selecting materials, ensuring thermal management, and optimizing electrical performance while maintaining the integrity and reliability of the chip. These engineers collaborate with cross-functional teams to improve packaging processes and address challenges like miniaturization and high-speed performance. Their work is critical to the performance and durability of modern electronic products.

What are some common challenges Semiconductor Packaging Engineers face in ensuring product reliability?

Semiconductor Packaging Engineers often encounter challenges related to thermal management, material compatibility, and miniaturization. Ensuring that packages effectively dissipate heat while maintaining electrical integrity is critical to product reliability. Additionally, engineers must carefully select materials and design structures that withstand mechanical and environmental stresses, all while meeting increasingly stringent size and performance requirements. Collaboration with design, manufacturing, and quality assurance teams is essential to address these challenges and deliver robust solutions.
More about Semiconductor Packaging Engineer jobs
What cities are hiring for Semiconductor Packaging Engineer jobs? Cities with the most Semiconductor Packaging Engineer job openings:
What states have the most Semiconductor Packaging Engineer jobs? States with the most job openings for Semiconductor Packaging Engineer jobs include:
What job categories do people searching Semiconductor Packaging Engineer jobs look for? The top searched job categories for Semiconductor Packaging Engineer jobs are:
Semiconductor Packaging Engineer jobs near you
Infographic showing various Semiconductor Packaging Engineer job openings in the United States as of June 2026, with employment types broken down into 86% Full Time, 4% Part Time, 9% Contract, and 1% Nights. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution, with an average salary of $88,120 per year, or $42.4 per hour.
Semiconductor Package Design Engineer

Semiconductor Package Design Engineer

Micross Components

Apopka, FL • On-site

$119K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 24 days ago

Job description

Essential Duties and Responsibilities:
  • The primarily responsible for design of advanced semiconductor packages, including both ceramic and organic substrates, including layout, parasitic extraction, and optimization

  • Work with IC design, system design, package Signal Integrity (SI)/Power Integrity (PI) & thermal engineering teams to design custom interposer and substrates
  • Work with SoC design teams to optimize die floorplan, bump patterns and interposer / substrate stack up
  • Work with IC design team to define IC package requirements
  • Design package layout using standard CAD tools
  • Extract package parasitics and conduct PI/SI analysis
  • Documentation and release in appropriate archival system

Preferred Knowledge, Skills, And Abilities
Layout:
  • Allegro Package Designer Plus (APD+) tools for designing the package and generating artwork for fabrication.

Analysis:
  • Celsius PowerDC (IR Drop)
  • Sigrity Advanced SI II: Analysis tools for Signal integrity of parallel busses ( DDRx) and serial links (PCIe Gen x), including Package and PCB effects
  • Sigrity Advanced PI II: Power Integrity tools ( IR drop, Impedance Profile, capacitor optimization) including Package and PCB effects

RF / Microwave Design
  • AWR, Momentum and HFSS Software Circuit, system, and EM simulation for RF/microwave product development

Qualifications
  • Bachelors degree in Electrical Engineering, Mechanical Engineering, or other semiconductor packaging related discipline.

  • 8 to 10 years of experience in semiconductor packaging design, modeling, and simulations
  • Strong authority on Cadence Allegro Package Designer Plus (APD+)
  • Experience on interposer and substrate layouts and design in advanced package technologies
  • Experience with 2.5D, 3D package design
  • Experience with design teams on floor plan, bump and layout optimization
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated
  • Record of success in cross-functional team environment
  • Good experience with SI/PI tools for package level extraction/simulation

At Micross, our Core Values of integrity, communication, teamwork, quality and execution, self-discipline and accountability are cultivated throughout all levels of the organization. Micross provides a challenging and enjoyable workplace for members and supports the needs of the community.
Micross provides competitive benefits including medical, HSA and FSA plans, dental, vision, company paid basic Life Insurance, Employee Assistance Program (EAP), 401k with employer match, paid leave, vacation, holidays, generous tuition assistance, 529 College Savings, Pet insurance, Legal insurance, and a range of well-being programs available.
www.Micross.com
Equal Opportunity Employer
This employer is required to notify all applicants of their rights pursuant to federal employment laws.
For further information, please review the Know Your Rights notice from the Department of Labor.

Apply