We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
Senior ASIC Design Engineer
Boulder, CO · On-site
$140K - $175K/yr
Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing. Atom Computing is seeking a Senior ASIC Designer to design and ...
Senior ASIC Design Engineer
Boulder, CO · On-site
$140K - $175K/yr
Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing. Atom Computing is seeking a Senior ASIC Designer to design and ...
Staff ASIC Design Engineer
San Jose, CA · On-site
$150K - $250K/yr
Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will ...
Staff ASIC Design Engineer
San Jose, CA · On-site
$150K - $250K/yr
Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will ...
ML ASIC Design Engineer
Mountain View, CA · On-site
$175 - $215/hr
Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the ... ASIC designs * Design high performance execution units, arithmetic circuits and programmable ...
ML ASIC Design Engineer
Mountain View, CA · On-site
$175 - $215/hr
Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the ... ASIC designs * Design high performance execution units, arithmetic circuits and programmable ...
ML ASIC Design Engineer
Mountain View, CA · On-site
$175 - $215/hr
Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the ... ASIC designs * Design high performance execution units, arithmetic circuits and programmable ...
New
ML ASIC Design Engineer
Mountain View, CA · On-site
$175 - $215/hr
Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the ... ASIC designs * Design high performance execution units, arithmetic circuits and programmable ...
New
ASIC Design Verification Engineer, Google Cloud
Sunnyvale, CA · On-site
$159K - $194K/yr
... Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries ... As an Application-Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be part ...
ASIC Design Verification Engineer, Google Cloud
Sunnyvale, CA · On-site
$159K - $194K/yr
... Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries ... As an Application-Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be part ...
Principal ASIC Design Engineer (Starshield)
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
Principal ASIC Design Engineer (Starshield)
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
Senior ASIC Design Engineer
Austin, TX · On-site
$140K - $175K/yr
Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing. Atom Computing is seeking a Senior ASIC Designer to design and ...
Senior ASIC Design Engineer
Austin, TX · On-site
$140K - $175K/yr
Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing. Atom Computing is seeking a Senior ASIC Designer to design and ...
ASIC Design Engineer
Beaverton, OR · On-site
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Write microarchitecture and/or design specifications - Design, implement, and debug complex logic ...
ASIC Design Engineer
Beaverton, OR · On-site
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Write microarchitecture and/or design specifications - Design, implement, and debug complex logic ...
PCIe ASIC Design Engineer
San Jose, CA · On-site +1
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
PCIe ASIC Design Engineer
San Jose, CA · On-site +1
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
Senior Digital ASIC Design Engineer
Manhattan, NY · On-site
$115 - $145/hr
We seek a motivated Senior Digital ASIC Design Engineer to join our team as a senior digital designer for developing advanced readout ASICs and system-on-chip architectures for scientific ...
Senior Digital ASIC Design Engineer
Manhattan, NY · On-site
$115 - $145/hr
We seek a motivated Senior Digital ASIC Design Engineer to join our team as a senior digital designer for developing advanced readout ASICs and system-on-chip architectures for scientific ...
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Write microarchitecture and/or design specifications - Design, implement, and debug complex logic ...
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Write microarchitecture and/or design specifications - Design, implement, and debug complex logic ...
ASIC Design Verification Engineer, TPU
Sunnyvale, CA · On-site
$138 - $198/hr
ASIC Design Verification Engineer, AI and Infrastructure Qualifications * Bachelor's degree in ... We empower Google customers with breakthrough capabilities and insights by delivering AI and ...
ASIC Design Verification Engineer, TPU
Sunnyvale, CA · On-site
$138 - $198/hr
ASIC Design Verification Engineer, AI and Infrastructure Qualifications * Bachelor's degree in ... We empower Google customers with breakthrough capabilities and insights by delivering AI and ...
ASIC Design Engineer New Grad
Santa Clara, CA · On-site
$100 - $189.75/hr
## ASIC Design Engineer - New College Grad 2026Applylocations: US, CA, Santa Claratime type: Full timeposted on: Posted 22 Days Agojob requisition id: JR2020309NVIDIA is seeking ASIC Design Engineers to ...
ASIC Design Engineer New Grad
Santa Clara, CA · On-site
$100 - $189.75/hr
## ASIC Design Engineer - New College Grad 2026Applylocations: US, CA, Santa Claratime type: Full timeposted on: Posted 22 Days Agojob requisition id: JR2020309NVIDIA is seeking ASIC Design Engineers to ...
ASIC Design Verification Engineer, Google Cloud
Sunnyvale, CA · On-site
$116 - $166/hr
... Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries ... As an Application‑Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be ...
ASIC Design Verification Engineer, Google Cloud
Sunnyvale, CA · On-site
$116 - $166/hr
... Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries ... As an Application‑Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be ...
Principal ASIC Design Engineer (Starshield)
Hawthorne, CA · On-site
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
Principal ASIC Design Engineer (Starshield)
Hawthorne, CA · On-site
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
Quick apply
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
PCIe ASIC Design Engineer
San Jose, CA · On-site
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
PCIe ASIC Design Engineer
San Jose, CA · On-site
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from ...
ASIC Design Engineer
Cupertino, CA · On-site
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Help architect solutions for power management of the SoC - Write microarchitecture and/or design ...
ASIC Design Engineer
Cupertino, CA · On-site
Description As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: - Help architect solutions for power management of the SoC - Write microarchitecture and/or design ...
ASIC Design Engineer, STA
San Jose, CA · On-site
$155K - $222K/yr
Your Impact As an ASIC Design Engineer on the STA team, you will play a pivotal role in extraction and static timing analysis (STA) flow development, convergence strategies, and correlation between ...
ASIC Design Engineer, STA
San Jose, CA · On-site
$155K - $222K/yr
Your Impact As an ASIC Design Engineer on the STA team, you will play a pivotal role in extraction and static timing analysis (STA) flow development, convergence strategies, and correlation between ...
Google Asic Design Engineer information
See salary details
$94K - $103.8K
16% of jobs
$103.8K - $113.6K
3% of jobs
$113.6K - $123.5K
4% of jobs
$126.3K is the 25th percentile. Wages below this are outliers.
$123.5K - $133.3K
6% of jobs
The median wage is $139.4K / yr.
$133.3K - $143.1K
33% of jobs
$143.1K - $152.9K
3% of jobs
$152.9K - $162.7K
2% of jobs
$169.2K is the 75th percentile. Wages above this are outliers.
$162.7K - $172.5K
12% of jobs
$172.5K - $182.4K
5% of jobs
$182.4K - $192.2K
4% of jobs
$192.2K - $202K
12% of jobs
$94K
$150.2K
$202K
How much do google asic design engineer jobs pay per year?
What does a Google ASIC Design Engineer do?
How does a Google ASIC Design Engineer typically collaborate with cross-functional teams during the chip development process?
What are the key skills and qualifications needed to thrive as a Google ASIC Design Engineer, and why are they important?
What is the difference between Google Asic Design Engineer vs Google FPGA Design Engineer?
| Aspect | Google Asic Design Engineer | Google FPGA Design Engineer |
|---|---|---|
| Required Credentials | Bachelor's/Master's in Electrical Engineering or Computer Engineering; experience in ASIC design | Bachelor's/Master's in Electrical Engineering or Computer Engineering; FPGA design experience |
| Work Environment | Designing custom silicon chips for Google products | Developing and testing FPGA prototypes for hardware acceleration |
| Employer & Industry Usage | Primarily in semiconductor and hardware design teams at Google | Hardware prototyping and acceleration teams at Google |
The main difference between a Google Asic Design Engineer and a Google FPGA Design Engineer lies in their focus: ASIC engineers design custom chips for optimized performance, while FPGA engineers develop flexible hardware prototypes using field-programmable gate arrays. Both roles require strong electrical engineering skills but serve different stages of hardware development.
Are Google ASIC Design Engineers in demand?
How much does a Google ASIC Design Engineer make?
What is the salary of Google ASIC Design Engineer in Google?
What cities are hiring for Google Asic Design Engineer jobs?
Cities with the most Google Asic Design Engineer job openings:
What states have the most Google Asic Design Engineer jobs?
States with the most job openings for Google Asic Design Engineer jobs include:
What job categories do people searching Google Asic Design Engineer jobs look for?
The top searched job categories for Google Asic Design Engineer jobs are:

Nvidia rating
9.6
Based on 17 frontline employees who took The Breakroom Quiz
7th of 245 rated software companies
Job description
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
What you'll be doing:
As a key member of the Design team, you will be responsible for the implementation of GPU sub-system modules.
Make architectural trade-offs based on features, performance requirements and system limitations.
You are expected to come up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.
Support post-silicon validation activities.
Work with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.
What we need to see:
Masters Degree (or equivalent experience) in Electrical Engineering or Computer Engineering.
5+ years of experience working on ASIC design and development.
Experience in micro-architecture and RTL development of complex designs in Verilog.
Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS transistors and circuits is required.
Understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.
Prior experience with arbiters, scheduling, synchronization & bus protocols, interconnect networks and/or caches is desirable.
Ways to stand out from the crowd:
Knowledge of PCI-Express (Gen 3 and above) or CXL protocol is very helpful; your firsthand design experience on it is a big plus.
Python, Perl and C/C++ programming language experience desirable.
Good debugging and analytical skills.
Strong interpersonal skills and ability & desire to work as a great teammate.
NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.About Nvidia
Sourced by ZipRecruiter
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.
Industry
Computer and electronic product manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1993