ASIC Design Engineer
$108K - $172K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
$108K - $172K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
$108K - $172K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$108K - $172K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$108K - $172K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$127K - $203K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$127K - $203K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$127K - $203K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$127K - $203K/yr
We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power ...
Irvine, CA · On-site
$165K - $260K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Irvine, CA · On-site
$165K - $260K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Irvine, CA · On-site
$180K - $250K/yr
: Role Overview We are seeking an ASIC Design Engineer to own digital design, integration, and bring-up for production-grade high-speed interconnect silicon. You will translate micro-architecture into ...
Quick apply
Irvine, CA · On-site
$180K - $250K/yr
: Role Overview We are seeking an ASIC Design Engineer to own digital design, integration, and bring-up for production-grade high-speed interconnect silicon. You will translate micro-architecture into ...
Irvine, CA · On-site
$165K - $260K/yr
Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At ...
Irvine, CA · On-site
$165K - $260K/yr
Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At ...
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Quick apply
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Irvine, CA · On-site
$120K - $150K/yr
Description We are looking for Digital Design Engineer for design and development of next ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Irvine, CA · On-site
$120K - $150K/yr
Description We are looking for Digital Design Engineer for design and development of next ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Irvine, CA · On-site
$120K - $150K/yr
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Irvine, CA · On-site
$120K - $150K/yr
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
$120K - $150K/yr
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
$120K - $150K/yr
We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...
Irvine, CA · On-site
$165K - $260K/yr
SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Irvine, CA · On-site
$165K - $260K/yr
SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Irvine, CA · On-site
$165K - $260K/yr
ASIC/SoC system integration experience * Experience with embedded CPU subsystems * Experience with ... ASIC Design Engineer/Senior: $165,000.00 - $260,000.00/per year Your actual level and base salary ...
Irvine, CA · On-site
$165K - $260K/yr
ASIC/SoC system integration experience * Experience with embedded CPU subsystems * Experience with ... ASIC Design Engineer/Senior: $165,000.00 - $260,000.00/per year Your actual level and base salary ...
Irvine, CA · On-site
... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Quick apply
Irvine, CA · On-site
... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
Irvine, CA · On-site
$165K - $260K/yr
Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At ...
Irvine, CA · On-site
$165K - $260K/yr
Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At ...
Irvine, CA · On-site
$146K/yr
Lead and mentor a small team of FPGA/ASIC design engineers, including resource planning, project scheduling, and technical mentoring/oversight * Own solution architecture end-to-end--taking marketing ...
Quick apply
Irvine, CA · On-site
$146K/yr
Lead and mentor a small team of FPGA/ASIC design engineers, including resource planning, project scheduling, and technical mentoring/oversight * Own solution architecture end-to-end--taking marketing ...
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
$98.1K - $108.3K
16% of jobs
$108.3K - $118.6K
3% of jobs
$118.6K - $128.8K
4% of jobs
$131.8K is the 25th percentile. Wages below this are outliers.
$128.8K - $139K
6% of jobs
The median wage is $145.5K / yr.
$139K - $149.3K
33% of jobs
$149.3K - $159.5K
3% of jobs
$159.5K - $169.8K
2% of jobs
$176.5K is the 75th percentile. Wages above this are outliers.
$169.8K - $180K
12% of jobs
$180K - $190.3K
5% of jobs
$190.3K - $200.5K
4% of jobs
$200.5K - $210.7K
12% of jobs
$98.1K
$156.7K
$210.7K
| Aspect | Google Asic Design Engineer | Google FPGA Design Engineer |
|---|---|---|
| Required Credentials | Bachelor's/Master's in Electrical Engineering or Computer Engineering; experience in ASIC design | Bachelor's/Master's in Electrical Engineering or Computer Engineering; FPGA design experience |
| Work Environment | Designing custom silicon chips for Google products | Developing and testing FPGA prototypes for hardware acceleration |
| Employer & Industry Usage | Primarily in semiconductor and hardware design teams at Google | Hardware prototyping and acceleration teams at Google |
The main difference between a Google Asic Design Engineer and a Google FPGA Design Engineer lies in their focus: ASIC engineers design custom chips for optimized performance, while FPGA engineers develop flexible hardware prototypes using field-programmable gate arrays. Both roles require strong electrical engineering skills but serve different stages of hardware development.

$108K - $172K/yr
Full-time
Medical, Dental, Vision, Retirement, PTO
Re-posted 29 days ago
8.7
Based on 23 frontline employees who took The Breakroom Quiz
19th of 156 rated electronics manufacturers
Please Note:
1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing closure, signal integrity and physical design checks.
Responsibilities Include:
Participate in large complex design implementations using the latest technology nodes; lead one or more disciplines in design closure as part of the design team.
Have expertise in multiple EDA vendor solutions and be able to quickly adapt to changing requirements.
Participate and drive peer reviews to ensure all quality requirements are met.
Work with customers and design teams across multiple geographies.
Job Complexity/Supervision:
Ability to work on complex technical projects.
Exercises judgement in selecting methods, techniques and evaluation criteria for obtaining results.
Complete tasks with little supervision, able to lead projects and set direction for other project members.
Experience:
Bachelor's degree in Electrical Engineering or related field and 8+ years of related experience or Masters degree in Electrical Engineering or related field and 6+ years of related experience
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is$108,000 - $172,800.
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced by ZipRecruiter
Semiconductor and electronic component manufacturing
10,000+ Employees
Palo Alto, CA, US
1991