ZipRecruiter

Log In

1

Google Asic Design Engineer Jobs in Riverside, CA

OMNIVISION

Sr. Digital Design Engineer

Irvine, CA

We are looking for Digital Design Engineer for design and development of next generation image ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...

OMNIVISION

Sr. Digital Design Engineer

Irvine, CA · On-site

$120K - $150K/yr

Description We are looking for Digital Design Engineer for design and development of next ... In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing ...

Marvell

Senior Staff Digital Design Engineer

Irvine, CA · On-site

Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...

Broadcom, Inc.

ASIC Verification Engineer

Irvine, CA · On-site

$91K - $146K/yr

ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group The Opportunity Broadcom is ... We design the industry's lowest-power, highest-performance PHYs that enable the world's fastest ...

Broadcom

ASIC Verification Engineer

Irvine, CA · On-site +1

$91K - $146K/yr

ASIC Verification EngineerHigh Speed Interconnect Product (HSIP) Group TheOpportunity Broadcom is ... We design the industry's lowest-power, highest-performance PHYs that enable the world's fastest ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... This is a highly visible role, where you will be at the center of the ASIC debug efforts ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... This is a highly visible role, where you will be at the center of the ASIC debug efforts ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ... Familiarity with the ASIC design flow.Knowledge of digital design, SoC architecture, and HDL ...

Broadcom

ASIC Design Verification Engineer

Irvine, CA

$91K - $152K/yr

We are looking for highly skilled and efficient Design Verification engineers that want to verify new designs that can evolve rapidly over the next several generations in a very dynamic market using ...

next page

Showing results 1-20

All JobsGoogle Asic Design Engineer JobsGoogle Asic Design Engineer Jobs in Riverside, CA

Google Asic Design Engineer information

See Riverside, CA salary details

$98.1K

$156.7K

$210.7K

How much do google asic design engineer jobs pay per year?

As of Jun 16, 2026, the average yearly pay for google asic design engineer in Riverside, CA is $156,694.00, according to ZipRecruiter salary data. Most workers in this role earn between $137,200.00 and $187,800.00 per year, depending on experience, location, and employer.

What is the difference between Google Asic Design Engineer vs Google FPGA Design Engineer?

AspectGoogle Asic Design EngineerGoogle FPGA Design Engineer
Required CredentialsBachelor's/Master's in Electrical Engineering or Computer Engineering; experience in ASIC designBachelor's/Master's in Electrical Engineering or Computer Engineering; FPGA design experience
Work EnvironmentDesigning custom silicon chips for Google productsDeveloping and testing FPGA prototypes for hardware acceleration
Employer & Industry UsagePrimarily in semiconductor and hardware design teams at GoogleHardware prototyping and acceleration teams at Google

The main difference between a Google Asic Design Engineer and a Google FPGA Design Engineer lies in their focus: ASIC engineers design custom chips for optimized performance, while FPGA engineers develop flexible hardware prototypes using field-programmable gate arrays. Both roles require strong electrical engineering skills but serve different stages of hardware development.

How does a Google ASIC Design Engineer typically collaborate with cross-functional teams during the chip development process?

As a Google ASIC Design Engineer, you will work closely with teams such as architecture, verification, software, and hardware validation to ensure successful chip delivery. Collaboration often involves regular meetings to align on design specifications, resolve integration issues, and discuss performance optimization. Effective communication is essential, as you’ll need to translate requirements from system architects into detailed hardware designs and provide feedback to verification and validation teams. This cross-functional interaction fosters a dynamic work environment and helps ensure the final product meets Google's rigorous standards.

What does a Google ASIC Design Engineer do?

A Google ASIC Design Engineer is responsible for designing and developing custom integrated circuits, known as Application-Specific Integrated Circuits (ASICs), that power Google's data centers, cloud infrastructure, and consumer devices. Their work involves collaborating with cross-functional teams to define requirements, create architecture, perform logic and physical design, and validate the silicon before production. They use advanced design tools and methodologies to ensure high performance, low power consumption, and reliability. Ultimately, their contributions help improve the efficiency and capabilities of Google's hardware products.

What are the key skills and qualifications needed to thrive as a Google ASIC Design Engineer, and why are they important?

To thrive as a Google ASIC Design Engineer, you need a strong background in electrical engineering, digital logic design, and experience with ASIC development, typically backed by a relevant degree. Familiarity with hardware description languages (such as Verilog or VHDL), EDA tools (like Synopsys or Cadence), and an understanding of SoC architectures are essential, and related certifications can be valuable. Strong problem-solving skills, attention to detail, and effective teamwork and communication abilities help set candidates apart. These skills are crucial for designing reliable, high-performance ASICs that meet Google's specifications and project timelines.
What job categories do people searching Google Asic Design Engineer jobs in Riverside, CA look for? The top searched job categories for Google Asic Design Engineer jobs in Riverside, CA are:
What cities near Riverside, CA are hiring for Google Asic Design Engineer jobs? Cities near Riverside, CA with the most Google Asic Design Engineer job openings:
Google Asic Design Engineer jobs near you
Sr. Digital Design Engineer

Sr. Digital Design Engineer

OMNIVISION

Irvine, CA

Full-time

Posted 2 days ago

Job description

We are looking for Digital Design Engineer for design and development of next generation image sensors and related technologies. The candidate should have strong fundamentals in digital circuit design and ability to  independently design blocks with given specifications. The candidate should have the capability to lead, design and develop circuits, as well as experience in debugging/verifying design issues.
As Digital Circuit Design Engineer, you will:
  

  • Primarily responsible for sensor timing control design and Image Signal Processing (ISP) system level integration.
  • Actively participate in chip level architecture definition, including analog interface/control, image data processing, power, performance, and area trade-offs.
  • Integrate and validate ISP data pipes according to PRD/design specification & system architecture of SoC CIS products
  • Work with CIS project lead, sensor digital & analog engineers for system integration & validation
  • Work with back-end team closely in floor planning, timing closure, and DFT.
  • Full-chip integration and verification.
  • Chip bring-up, validation, and debugging
  • Work with algorithm and application engineers for image tuning and qualification
  • Silicon validation, debugging & tuning

 Qualifications:  

  • In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing analysis, formality verification, DFT.
  • Extensive knowledge of all aspects of chip development: from design specification, architecture definition, low-power design, tape-out, chip validation, chip debugging, mass production, to customer support.
  • Be familiar with image sensor performance metrics, image signal processing (ISP), image sensor usage and integration into camera systems.
  • Experience/knowledge in image sensor and camera system is a plus
  • Minimum of 4 plus years of relevant experience.
  • MSEE or equivalent

Annual base salary for this role in California, US is expected to be between $120,600 - $150,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability Â