1

Freelance Physical Design Engineer Jobs (NOW HIRING)

Physical Design Engineer

Sunnyvale, CA · On-site

$159K - $164K/yr

Physical Design Engineer Location:Sunnyvale, CA OR Austin,TX Duration: Long term experience: 5-18 years only ( No 18+ years profile) Job Overview: We are looking for a highly skilled Physical Design ...

Physical Design Engineer

San Jose, CA · On-site

$159K - $164K/yr

Job Title- Physical Design Engineer Location - San Jose, CA (Onsite) Duration - 6+ months * Good understanding of Cadence tools (Innovous, Quantus, Voltus). * Deep knowledge about industry standards ...

New

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Generate ...

$140K - $156K/yr

The Physical Design Engineer willbe an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella's cutting edgelow powerAISoC ...

Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer

San Jose, CA · On-site

$118K - $169K/yr

About the Role As a Physical Design Engineer at Altera, you will contribute to the physical implementation of FPGA/SoC designs, working with experienced engineers across the backend design flow from ...

Physical Design Engineer

San Francisco, CA · On-site

$160K - $164K/yr

Job Title: Physical Design Engineer Location: San Francisco, CA (Bay Area) * Good understanding of Cadence tools (Innovous, Quantus, Voltus). (Must) * Deep knowledge about industry standards in ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Your ...

Physical Design Engineer

San Jose, CA · On-site

$118K - $169K/yr

About the Role As a Physical Design Engineer at Altera, you will contribute to the physical implementation of FPGA/SoC designs, working with experienced engineers across the backend design flow from ...

Physical Design Engineer

San Jose, CA · On-site

$133 - $193/hr

Physical Design Engineer** to join our Silicon Engineering and Physical Design organization. In this role, you will be responsible for implementing advanced custom IP and SoC designs from RTL through ...

Physical Design Engineer Etched is looking for exceptional PD engineers to join our team. The candidate will be responsible for working with 3rd party design services to implement and verify physical ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Generate ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Your ...

Showing results 21-40

Freelance Physical Design Engineer information

See salary details

$14

$47

$132

How much do freelance physical design engineer jobs pay per hour?

As of Sep 5, 2026, the average hourly pay for freelance physical design engineer in the United States is $47.71, according to ZipRecruiter salary data. Most workers in this role earn between $24.28 and $61.78 per hour, depending on experience, location, and employer.

What is a freelance physical design engineer?

Freelance Physical Design Engineers are specialized professionals who work independently, often on a contract basis, to design and implement the physical layout of integrated circuits (ICs) and chips. They are responsible for taking a digital circuit design and transforming it into a manufacturable physical layout, which includes tasks such as floorplanning, placement, routing, timing analysis, and verification. These engineers typically use electronic design automation (EDA) tools and collaborate remotely with semiconductor companies, startups, or design teams. Freelance Physical Design Engineers offer flexibility and specialized expertise for projects without requiring long-term employment commitments.

What are the key skills and qualifications needed to thrive as a freelance physical design engineer?

To thrive as a Freelance Physical Design Engineer, you need expertise in ASIC/FPGA physical design, knowledge of VLSI concepts, and a degree in electrical or electronics engineering. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, and experience with scripting languages like TCL or Python are typically required. Strong problem-solving, communication, and time management skills help freelancers efficiently collaborate with clients and meet project deadlines. These skills and qualities are vital for delivering high-quality chip designs and succeeding in a competitive, project-based environment.

What are some common challenges faced by freelance physical design engineers, and how can they be addressed?

Freelance physical design engineers often encounter challenges such as limited access to advanced EDA tools, variable project scopes, and the need to quickly adapt to different clients' design methodologies. To address these, it’s important to invest in personal tool licenses or partner with clients who provide access, maintain a strong network to secure consistent projects, and stay updated on industry trends and technologies. Effective communication and documentation also help ensure alignment with client expectations and avoid misunderstandings during the project lifecycle.

What is the difference between Freelance Physical Design Engineer vs Full-Time Physical Design Engineer?

AspectFreelance Physical Design EngineerFull-Time Physical Design Engineer
CredentialsTypically requires a relevant degree and industry experience; certifications are optionalRequires a degree and often certifications or ongoing training
Work EnvironmentIndependent, project-based, remote or on-siteCompany office or dedicated team environment
Employer & Industry UsageHired by multiple clients across various companies; flexible engagementsEmployed by a single company; stable employment
Work ScopeSpecific projects, often short-termOngoing responsibilities within a team or department

The main difference between a Freelance Physical Design Engineer and a Full-Time Physical Design Engineer lies in employment type, work environment, and project scope. Freelancers work independently on short-term projects for multiple clients, offering flexibility. Full-time engineers are employed by a single company, focusing on continuous, long-term responsibilities within a team.

More about Freelance Physical Design Engineer jobs

What cities are hiring for Freelance Physical Design Engineer jobs?

Cities with the most Freelance Physical Design Engineer job openings:

What are the most commonly searched types of Physical Design Engineer jobs?

The most popular types of Physical Design Engineer jobs are:

What states have the most Freelance Physical Design Engineer jobs?

States with the most job openings for Freelance Physical Design Engineer jobs include:

What job categories do people searching Freelance Physical Design Engineer jobs look for?

The top searched job categories for Freelance Physical Design Engineer jobs are:

Infographic showing various Freelance Physical Design Engineer job openings in the United States as of August 2026, with employment types broken down into 69% Full Time, and 31% Contract. Highlights an 87% In-person, and 13% Remote job distribution, with an average salary of $99,230 per year, or $47.7 per hour.

Physical Design Engineer

iFlow Inc

Sunnyvale, CA • On-site

$159K - $164K/yr

Contractor

Re-posted 9 days ago


Job description


Job Title: Physical Design Engineer 
Location:Sunnyvale, CA OR Austin,TX
Duration: Long term
experience: 5–18 years only (
No 18+ years profile)

Job Overview:
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top level for high-performance ASICs, SoCs, and custom silicon chips with strong scripting skills. The ideal candidate will be responsible for various aspects of the backend VLSI design flow, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and sign-off verification. The role requires expertise in EDA tools, physical verification methodologies, power optimization, and performance tuning.
Key Responsibilities:
Block-Level Physical Design:
• Floorplanning & Partitioning – Define optimal floorplan with power grid, macro placements, and congestion analysis.
• Strong scripting experience.
• Placement & Optimization – Perform standard cell placement, legalization, and optimization to improve area, power, and timing.
• Clock Tree Synthesis (CTS) – Design and optimize low-skew, high-performance clock networks.
• Routing & DRC Closure – Ensure successful global and detailed routing, meeting design rule constraints.
• Timing Closure – Work on setup/hold timing violations, signal integrity, and cross-talk reduction using static timing analysis (STA).
• Power & IR Drop Analysis – Optimize power planning, power integrity (IR drop, EM), and leakage reduction techniques.
Top-Level Physical Design:
• Chip-Level Floorplanning & Hierarchical Design – Manage top-level layout planning, pin assignments, and cross-block optimizations.
• Strong scripting experience.
• Clock & Power Distribution – Design robust clock trees and power delivery networks (PDN).
• Integration of IP & Sub-blocks – Ensure seamless integration of IP blocks and handle complex routing challenges.
• Chip Assembly & Sign-Off – Perform final netlist-to-GDSII implementation, addressing physical and electrical verification.
• DFT Integration – Work with Design for Test (DFT) teams to ensure scan chain connectivity and testability.
 
    •