ZipRecruiter

Log In

2

Entry Level Design Verification Engineer Jobs (NOW HIRING)

Apple

Design Verification Engineer

Cupertino, CA · On-site

$186K - $220K/yr

Design and execute feature verification plans, including design bring-up, design verification ... Master's degree or foreign equivalent in Electrical Engineering, Computer Science, or related field ...

Apple

GPU Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

The GPU Design Verification Engineer will be responsible for the pre-silicon RTL verification of sub-units in the Apple GPU. This includes deep understanding of the micro-architectural details of ...

Apple

Design Verification Engineer

Cupertino, CA

$147K - $272K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology organization ...

Apple

Design Verification Engineer

Cupertino, CA

$147K - $272K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology organization ...

Apple

Design Verification Engineer

Waltham, MA

$132K - $244K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology organization ...

Apple

Design Verification Engineer

Los Angeles, CA

$120K - $210K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming ...

Apple

Design Verification Engineer

Los Angeles, CA

$120K - $210K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming ...

Apple

Design Verification Engineer

San Diego, CA

$139K - $258K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology and we'd love ...

Micron

Design Verification Engineer

Boise, ID · On-site

$129K - $158K/yr

Bachelor's degree in Electrical or Computer Engineering or equivalent professional experience * Understanding of CMOS circuit design and mixedsignal verification * Knowledge of SystemVerilog, UVM ...

Embtel Inc

Design Verification Engineer (Remote)

Sunnyvale, CA · On-site

$159K - $194K/yr

Design Verification Engineer Locations : Sunnyvale, CA (Remote) No. of positions: 09 Duration: 6+ Months Contract Role Must be proficient with : Building a test bench for a block using System Verilog ...

Apple

CPU Design Verification Engineer

Cambridge, MA · On-site

$148K - $181K/yr

As a CPU Design Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities as follows: • Work closely with architecture and ...

next page

Showing results 1-20

People also search for

All JobsDesign Verification Engineer JobsEntry Level Design Verification Engineer Jobs

Entry Level Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do entry level design verification engineer jobs pay per year?

As of Jun 5, 2026, the average yearly pay for entry level design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is an Entry Level Design Verification Engineer job?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What are the key skills and qualifications needed to thrive in the Entry Level Design Verification Engineer position, and why are they important?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What are typical tasks and responsibilities for an Entry Level Design Verification Engineer on a daily basis?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.
More about Entry Level Design Verification Engineer jobs
What cities are hiring for Entry Level Design Verification Engineer jobs? Cities with the most Entry Level Design Verification Engineer job openings:
What are the most commonly searched types of Design Verification Engineer jobs? The most popular types of Design Verification Engineer jobs are:
What states have the most Entry Level Design Verification Engineer jobs? States with the most job openings for Entry Level Design Verification Engineer jobs include:
What job categories do people searching Entry Level Design Verification Engineer jobs look for? The top searched job categories for Entry Level Design Verification Engineer jobs are:
Entry Level Design Verification Engineer jobs near you
Infographic showing various Entry Level Design Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
Silicon Design Verification Engineer

Silicon Design Verification Engineer

Advanced Micro Devices, Inc

San Jose, CA • On-site

$103K/yr

Full-time

Posted 15 days ago

Advanced Micro Devices rating

8.4

Company rating: 8.4 out of 10

Based on 7 frontline employees who took The Breakroom Quiz

25th of 139 rated electronics manufacturers

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
This is an exciting opportunity to work in the AMD SOC Verification Team as Silicon Design Verification Engineer where you will work with a team and experts in verification.
THE PERSON:
The candidate will have an opportunity to work on state of the art verification environment using UVM verification methodology and C. Besides owning block level test bench, the candidate will have opportunity to work on sub system level verification and other aspects of verification such as performance verification, power aware verification.
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
  • Work with senior verification engineers and create test plans for complex IP designs.
  • Design testbenches in System Verilog and UVM to complete verification of the design in an efficient manner.
  • Create and enhance constrained-random and/or directed verification environments, and formally verify designs with System Verilog Assertions (SVA) and industry leading formal tools
  • Debug tests with design engineers to deliver functionally correct design blocks and close the coverage.
  • Coordinate with RTL engineers to implement logic design for better clock gating and verify the various aspects of the design
  • Responsible for verification quality metrics like pass rates, code coverage and functional coverage

PREFERRED EXPERIENCE:
  • Project level experience with design concepts and RTL implementation for same
  • Good understanding of computer organization/architecture and digital logic fundamental's
  • Knowledge of object oriented concepts and programming languages like System Verilog, C++
  • Hands on Python scripting for automation
  • Prior experience in protocol, such as PCIE, AMBA AXI, is a plus
  • Prior design/verification industry experience is a plus with hands on experience on UVM

ACADEMIC CREDENTIALS:
  • Masters degree in computer engineering/Electrical Engineering

LOCATION:
San Jose, CA
This role is not eligible for visa sponsorship.
#LI-SL2
#LI-HYBRID
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.

Apply