2

Entry Level Design Verification Engineer Jobs in Manhattan, NY

US_West | Network Design Engineer_L3

NJ · On-site

$206K/yr

Marie.samayoa@capgemini.com Mixed-Signal Design Verification Engineer Location: San Jose, CA 100% Onsite Qualifications • Good knowledge of System-Verilog RTL coding including state machines ...

New

Marie.samayoa@capgemini.com Verification Engineer Location: Client Specific Location, Waukesha, WI ... Update Design Verification Test Procedures • Perform dry runs for formal Usability test ...

New

Mechanical Design Engineer

Madison, NJ · On-site

$78K - $106K/yr

Supporting engineering analysis and testing activities to aid design verification and validation * Collaborating with manufacturing and suppliers to ensure designs are practical and manufacturable

Mechanical Design Engineer

Madison, NJ · On-site

$78K - $106K/yr

... design verification and validation • Collaborating with manufacturing and suppliers to ensure ... engineering documentation in accordance with ISO 13485 and other applicable standards • ...

Typical projects involve site/civil design for residential, commercial and industrial site ... verification, educational and other credential verification, driving record check, criminal ...

Typical projects involve site/civil design for residential, commercial and industrial site ... verification, educational and other credential verification, driving record check, criminal ...

Artwork and Design Verification * Verify artwork specifications for size, placement, colors ... designer/developer. * Create and update care labels as requested * Measure PPs and TOPs and ...

next page

Showing results 1-20

Entry Level Design Verification Engineer information

See Manhattan, NY salary details

$116.4K

$164.6K

$184.3K

How much do entry level design verification engineer jobs pay per year?

As of Sep 5, 2026, the average yearly pay for entry level design verification engineer in Manhattan, NY is $164,605.00, according to ZipRecruiter salary data. Most workers in this role earn between $150,100.00 and $183,200.00 per year, depending on experience, location, and employer.

What is an entry level design verification engineer?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What does an entry level design verification engineer do?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.

What are the key skills and qualifications needed to thrive as an entry level design verification engineer?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What are popular job titles related to Entry Level Design Verification Engineer jobs in Manhattan, NY?

For Entry Level Design Verification Engineer jobs in Manhattan, NY, the most frequently searched job titles are:

What cities near Manhattan, NY are hiring for Entry Level Design Verification Engineer jobs?

Cities near Manhattan, NY with the most Entry Level Design Verification Engineer job openings:

Infographic showing various Entry Level Design Verification Engineer job openings in Manhattan, NY as of August 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $164,605 per year, or $79.1 per hour.

Design Verification (DV) Engineer - 2027 Grads

Hudson River Trading

New York, NY • On-site

$148K - $181K/yr

Full-time

Posted 4 days ago


Job description

The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technologies to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators.

These high performance designs require even higher performance verification. We are looking for Design Verification (DV) engineers who are passionate about writing testbenches and building verification environments to exercise complex HDL. You are excited about exploring the EDA landscape and want to be part of a team actively working to rethink, redesign, and surpass the status quo. For example, members of our team are active maintainers of popular open source projects such as Slang, Verilator, and Cocotb.

Design verification is part of an innovative, growing team at HRT which is integral to the success of our trading. You can expect to always be challenged by the ever-changing financial markets as you work to ensure correctness and robustness of our critical hardware in an extremely fast-paced, real-time environment. No financial experience is necessary.

Responsibilities

  • Creating testbenches and tests for our hardware platform, leveraging a hybrid open-source/proprietary, highly flexible environment
  • Writing detailed verification plans
  • Quickly root-cause RTL bugs
  • Collaborating directly with designers for rapid bringup of new projects and debugging of existing designs
  • Managing test suites and continuous integration infrastructure
  • Developing and improving open-source and internal tools

Qualifications 

  • Superb debugging and analytical skills 
  • Experience with RTL functional verification
  • Proficiency in Python
  • Comfortable in a Linux environment
  • Familiarity with Cocotb preferred
  • C++ experience is a plus
  • A bachelor's degree in computer engineering, computer science or a related field

We do not allow multiple applications. Please apply to the ONE role you are most interested in and we will consider you for all open positions when reviewing your application.

The estimated base salary range for this position is 300,000 USD per year (or local equivalent). The base pay offered may vary depending on multiple individualized factors, including location, job-related knowledge, skills, and experience. This role will also be eligible for discretionary performance-based bonuses and a competitive benefits package.