2

Entry Level Design Verification Engineer Jobs in Colorado

Contribute to the evaluation and technical implementation of FPGA and digital design simulation ... Aid the Lead Verification Engineer in evaluating current processes regarding FPGA and digital ...

Contribute to the evaluation and technical implementation of FPGA and digital design simulation ... Aid the Lead Verification Engineer in evaluating current processes regarding FPGA and digital ...

Contribute to the evaluation and technical implementation of FPGA and digital design simulation ... Aid the Lead Verification Engineer in evaluating current processes regarding FPGA and digital ...

This role supports the engineering team by assisting with the design and documentation of land ... projects. Entry Level candidates without job related experience are encouraged to apply.

Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular ... Utilize both commercial and in-house EDA tools for design, implementation, and verification.

Design Engineer

Fort Collins, CO · On-site

$60K - $96K/yr

Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular ... Utilize both commercial and in-house EDA tools for design, implementation, and verification.

Audio Visual Design Engineer

Centennial, CO · On-site

$75K - $100K/yr

... an entry-level position, and we need a talented integration engineer who can take our clients ... In compliance with federal law, all persons hired will be required to verify identity and ...

Audio Visual Design Engineer

Centennial, CO · On-site

$80K - $104K/yr

... an entry-level position, and we need a talented integration engineer who can take our clients ... In compliance with federal law, all persons hired will be required to verify identity and ...

Participate in P&ID reviews, hazard assessments, and design verification activities * Ensure deliverables comply with applicable engineering standards, codes, and regulatory requirements Technical ...

next page

Showing results 1-20

People also search for

Entry Level Design Verification Engineer information

See Colorado salary details

$110.9K

$156.8K

$175.6K

How much do entry level design verification engineer jobs pay per year?

As of Jun 18, 2026, the average yearly pay for entry level design verification engineer in Colorado is $156,833.00, according to ZipRecruiter salary data. Most workers in this role earn between $143,000.00 and $174,600.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive in the Entry Level Design Verification Engineer position, and why are they important?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What is an Entry Level Design Verification Engineer job?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What are typical tasks and responsibilities for an Entry Level Design Verification Engineer on a daily basis?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.

What job categories do people searching Entry Level Design Verification Engineer jobs in Colorado look for? The top searched job categories for Entry Level Design Verification Engineer jobs in Colorado are:
What cities in Colorado are hiring for Entry Level Design Verification Engineer jobs? Cities in Colorado with the most Entry Level Design Verification Engineer job openings:
Infographic showing various Entry Level Design Verification Engineer job openings in Colorado as of June 2026, with employment types broken down into 25% Internship, 69% Full Time, and 6% Part Time. Highlights an 100% In-person job distribution, with an average salary of $156,833 per year, or $75.4 per hour.
FPGA Verification Engineer II

FPGA Verification Engineer II

CesiumAstro

Westminster, CO

$131K - $168K/yr

Full-time

Posted 14 days ago


Job description

Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.

At CesiumAstro, we are developers and pioneers of out-of-the-box communication systems for satellites, UAVs, launch vehicles, and other space and airborne platforms. We take pride in our dynamic and cross-functional work environment, which allows us to learn, develop, and engage across our organization. If you are looking for hands-on, interactive, and autonomous work, CesiumAstro is the place for you. We are actively seeking passionate, collaborative, energetic, and forward-thinking individuals to join our team.

We are looking to add a Verification Engineer II to our team. If you enjoy working in a startup environment and are passionate about developing leading-edge phased arrays for satellites, spacecraft, and aerospace systems, we would like to hear from you.
JOB DUTIES AND RESPONSIBILITIES
  • Contribute to the evaluation and technical implementation of FPGA and digital design simulation, verification and emulation infrastructure.
  • Contribute to the development, maintenance and phased deployment of continuous integration and regression testing infrastructure.
  • Develop state-of-the-art UVMf-based top-level and module-level testbenches using block-to-top best practices for reusability, including both control and data plane stimulation using VIP & System Verilog DPI-C integration with existing MATLAB and Python numerical models.
  • Lead the development of reusable custom VIP modules.
  • Work closely with the engineering and senior leadership teams to train and mentor engineers at all experience levels on UVMf testbench usage and modern approaches to FPGA/digital design. Work with the modeling and scientific staff to implement DPI-C dataplane verification interfaces into existing MATLAB and Python models.
  • Aid the Lead Verification Engineer in evaluating current processes regarding FPGA and digital design with a focus on Xilinx TLM models and QEMU-RP integration.
  • Work closely with vendors to define requirements of future simulation model deliverables.
  • Maintain up-to-date knowledge of industry best-practices regarding FPGA and digital design methodologies.
  • Work closely with the engineering leadership team to evaluate and non-disruptively implement process improvements.
JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS
  • A Bachelor of Science (BS) or Master of Science (MS) degree in Computer Science, Electrical Engineering, or Computer Engineering.
  • Minimum of 2 years of industry experience in verification and automation.
  • Knowledge of FPGA digital design verification techniques including VHDL, Verilog, SystemVerilog, C/C++, SystemC, UVM/UVMf, DPI-C, TLM, Formal CDC and functional analysis, QEMU and VIP.
  • Understanding of digital design automation infrastructure, including CI, regression testing and HIL testing.
  • Competency with Linux.
  • Knowledge of vendor-provided FPGA development tools with a focus on Xilinx tools.
CesiumAstro considers several factors when extending an offer, including but not limited to, the role and associated responsibilities, a candidate’s work experience, education/training, and key skills.  Full-time employment offers include company stock options and a generous benefits package including health, dental, vision, HSA, FSA, life, disability and retirement plans.  
 
CesiumAstro is an Equal Opportunity employer.  All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected Veteran Status, or any other characteristic protected by applicable federal, state, or local law.

Please note: CesiumAstro does not accept unsolicited resumes from contract agencies or search firms. Any unsolicited resumes submitted to our website or to CesiumAstro team members will be considered property of CesiumAstro, and we will not be obligated to pay any referral fees.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.