PHY RTL Design Engineer
$122K - $214K/yr
... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description Develop signal processing intensive design for wireless communication SoCs ...
PHY RTL Design Engineer
$122K - $214K/yr
... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description Develop signal processing intensive design for wireless communication SoCs ...
Sr. Engineer, ASIC Design
San Jose, CA · On-site
$160 - $192/hr
The ASIC Engineer is responsible for design and integration of complex SoCs with both high-speed ... Develop and optimize RTL designs for use in complex digital systems * Develop verification ...
Sr. Engineer, ASIC Design
San Jose, CA · On-site
$160 - $192/hr
The ASIC Engineer is responsible for design and integration of complex SoCs with both high-speed ... Develop and optimize RTL designs for use in complex digital systems * Develop verification ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Description Job Title: SoC Design Engineer Job Duties: Responsible for digital design and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Description Job Title: SoC Design Engineer Job Duties: Responsible for digital design and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
RTL Design Engineer
Austin, TX · On-site
$105K - $200K/yr
Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required ... Electrical or Computer Engineering or any STEM related education with at least 2+ years of ...
RTL Design Engineer
Austin, TX · On-site
$105K - $200K/yr
Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required ... Electrical or Computer Engineering or any STEM related education with at least 2+ years of ...
SoC Design Engineer
$156K - $160K/yr
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
SoC Design Engineer
$156K - $160K/yr
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
Quick apply
SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification ...
ASIC Design and Integration Engineer - Silicon Security
Cupertino, CA · On-site
$129 - $195/hr
ASIC Design and Integration Engineer - Silicon Security Cupertino, California, United States ... RTL design experience using Verilog or SystemVerilog. * Experience with CDC (Clock Domain Crossing ...
ASIC Design and Integration Engineer - Silicon Security
Cupertino, CA · On-site
$129 - $195/hr
ASIC Design and Integration Engineer - Silicon Security Cupertino, California, United States ... RTL design experience using Verilog or SystemVerilog. * Experience with CDC (Clock Domain Crossing ...
ASIC Implementation Engineer - Static Verification Responsibilities: * Perform Flat and ... Experience with RTL design using SystemVerilog or other HDL * Experience with communicating across ...
ASIC Implementation Engineer - Static Verification Responsibilities: * Perform Flat and ... Experience with RTL design using SystemVerilog or other HDL * Experience with communicating across ...
As part of the GPU RTL Design team, you'll be responsible for crafting and building a GPU that enriches the lives of millions of people every day! Description As a GPU Design Engineer, you will ...
As part of the GPU RTL Design team, you'll be responsible for crafting and building a GPU that enriches the lives of millions of people every day! Description As a GPU Design Engineer, you will ...
GPU RTL Design Engineer
Orlando, FL · On-site
As part of the GPU RTL Design team, you'll be responsible for crafting and building a GPU that enriches the lives of millions of people every day! Description As a GPU Design Engineer, you will ...
GPU RTL Design Engineer
Orlando, FL · On-site
As part of the GPU RTL Design team, you'll be responsible for crafting and building a GPU that enriches the lives of millions of people every day! Description As a GPU Design Engineer, you will ...
SerDes RTL Design Engineer
San Jose, CA · On-site
$145K/yr
AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes. THE ...
SerDes RTL Design Engineer
San Jose, CA · On-site
$145K/yr
AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes. THE ...
ASIC Implementation Engineer - Static Verification Responsibilities: * Perform Flat and ... Experience with RTL design using SystemVerilog or other HDL * Experience with communicating across ...
ASIC Implementation Engineer - Static Verification Responsibilities: * Perform Flat and ... Experience with RTL design using SystemVerilog or other HDL * Experience with communicating across ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$125 - $195/hr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$125 - $195/hr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
Senior SoC & RTL Design Engineer for Next-Gen ASICs
San Diego, CA · On-site
$123.06 - $173.40/hr
... ASIC design. The successful applicant will play a pivotal role in delivering high-performance ... with engineering teams to meet project objectives. A competitive salary range of $123,056 - $173 ...
Senior SoC & RTL Design Engineer for Next-Gen ASICs
San Diego, CA · On-site
$123.06 - $173.40/hr
... ASIC design. The successful applicant will play a pivotal role in delivering high-performance ... with engineering teams to meet project objectives. A competitive salary range of $123,056 - $173 ...
We are now looking for a Logic Design Engineer. As a member of our CPU Logic Design Team, you will ... Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing ...
We are now looking for a Logic Design Engineer. As a member of our CPU Logic Design Team, you will ... Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing ...
We are now looking for a Logic Design Engineer. As a member of our CPU Logic Design Team, you will ... Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing ...
We are now looking for a Logic Design Engineer. As a member of our CPU Logic Design Team, you will ... Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing ...
FPGA Engineer with Security Clearance
El Segundo, CA · On-site
$131K - $180K/yr
... FPGA/ASIC digital architectures - RTL design and implementation in VHDL or Verilog - Timing ... Engineering, or related field - Expertise in FPGA design and/or verification - Strong VHDL ...
FPGA Engineer with Security Clearance
El Segundo, CA · On-site
$131K - $180K/yr
... FPGA/ASIC digital architectures - RTL design and implementation in VHDL or Verilog - Timing ... Engineering, or related field - Expertise in FPGA design and/or verification - Strong VHDL ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$145K - $195K/yr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$145K - $195K/yr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$145K - $195K/yr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
FPGA/ASIC Design Engineer (Silicon Engineering)
Redmond, WA · On-site
$145K - $195K/yr
... in RTL Design using SystemVerilog, Verilog or VHDL PREFERRED SKILLS AND EXPERIENCE: * ASIC/FPGA ... ASIC Design Engineer/Level I: $125,000.00 - $145,000.00/per year ASIC Design Engineer/Level II: ...
Entry Level Asic Rtl Design Engineer information
See salary details
$94K - $103.8K
16% of jobs
$103.8K - $113.6K
3% of jobs
$113.6K - $123.5K
4% of jobs
$126.3K is the 25th percentile. Wages below this are outliers.
$123.5K - $133.3K
6% of jobs
The median wage is $139.4K / yr.
$133.3K - $143.1K
33% of jobs
$143.1K - $152.9K
3% of jobs
$152.9K - $162.7K
2% of jobs
$169.2K is the 75th percentile. Wages above this are outliers.
$162.7K - $172.5K
12% of jobs
$172.5K - $182.4K
5% of jobs
$182.4K - $192.2K
4% of jobs
$192.2K - $202K
12% of jobs
$94K
$150.2K
$202K
How much do entry level asic rtl design engineer jobs pay per year?
As of Aug 20, 2026, the average yearly pay for entry level asic rtl design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.
What does an entry level ASIC RTL design engineer do?
An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.
What are the key skills and qualifications needed to thrive as an entry level ASIC RTL design engineer?
To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.
What are some typical challenges faced by entry level ASIC RTL design engineers in their first year, and how can they overcome them?
Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.
What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?
| Aspect | Entry Level Asic Rtl Design Engineer | Digital Design Engineer |
|---|---|---|
| Required Credentials | Bachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL) | Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required |
| Work Environment | Semiconductor companies, chip design teams, hardware development labs | Electronics companies, integrated circuit design teams, hardware development labs |
| Industry Usage | Primarily in ASIC/FPGA chip design | In digital hardware design across various sectors including consumer electronics and telecom |
While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.
More about Entry Level Asic Rtl Design Engineer jobs
What cities are hiring for Entry Level Asic Rtl Design Engineer jobs?
Cities with the most Entry Level Asic Rtl Design Engineer job openings:
What are the most commonly searched types of Asic Rtl Design Engineer jobs?
The most popular types of Asic Rtl Design Engineer jobs are:
What states have the most Entry Level Asic Rtl Design Engineer jobs?
States with the most job openings for Entry Level Asic Rtl Design Engineer jobs include:
What job categories do people searching Entry Level Asic Rtl Design Engineer jobs look for?
The top searched job categories for Entry Level Asic Rtl Design Engineer jobs are:
- Entry Level Firearm Design Engineer
- Entry Level Biw Fixture Design Engineer
- Internship Asic Rtl Design Engineer
- Entry Level Overseas Network Engineer
- Asic Soc
- Entry Level Rf Filter Design Engineer
- Entry Level Hydraulic System Design Engineer
- Entry Level Catia V5 Design Engineer
- Entry Level Streaming Data Engineer
- Vlsi Dft
$122K - $214K/yr
Full-time
Medical, Dental, Retirement
Re-posted 22 days ago
Apple rating
8.0
Based on 677 frontline employees who took The Breakroom Quiz
7th of 30 rated technology retailers
Job description
Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
Description
Develop signal processing intensive design for wireless communication SoCs, including:
Writing specifications, other documents, and defining Microarchitecture based on MATLAB/C system model. Architecting area and power. Efficient low latency designs with scalabilities and flexibilities. Work with algorithm and software team to ensure performance and power efficiency. Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless protocols.","responsibilities":"RTL coding and verification for PHY modem development.
Support banckend activities by reviewing the reports and appropriate adjustment of the design.
Involve in the pre and post silicon bringup process.
Preferred Qualifications
Familiarity with UVM DV environment and AI based efficiency improvement flows.
Strong fixed-point knowledge and extensive experience with bit-true cycle-accurate verifications.
Understanding of Decoders - Viterbi, LDPC, Polar.
Understanding of Filter design, multi-radix implementation, and compromises.
Knowledgeable in modern design techniques and energy-efficient/low power logic design, and power analysis.
Familiarity with power estimation (vector-less and vector-based), modeling, profiling, and post-silicon power correlation.
Solid understanding of wireless standards, such as IEEE 802.11, 802.15, Bluetooth or 3GPP is a plus.
Background in computer architecture.
Bus fabric, especially APB/AHB/AXI.
Power management with multiple power domains.
Ability to work well in a team and be productive under ambitious schedules.
Should exhibit excellent interpersonal skills and be self-motivated and well-organized.
Experience with FPGA and/or emulation platform desired.
Excellent communication skills - both written, and oral.
Minimum Qualifications
Bachelors degree in related field.
Understanding of DSP fundamentals.
Digital Communications knowledge.
Proficiency in RTL Design.
Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $122,700 and $214,300, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Description
Develop signal processing intensive design for wireless communication SoCs, including:
Writing specifications, other documents, and defining Microarchitecture based on MATLAB/C system model. Architecting area and power. Efficient low latency designs with scalabilities and flexibilities. Work with algorithm and software team to ensure performance and power efficiency. Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless protocols.","responsibilities":"RTL coding and verification for PHY modem development.
Support banckend activities by reviewing the reports and appropriate adjustment of the design.
Involve in the pre and post silicon bringup process.
Preferred Qualifications
Familiarity with UVM DV environment and AI based efficiency improvement flows.
Strong fixed-point knowledge and extensive experience with bit-true cycle-accurate verifications.
Understanding of Decoders - Viterbi, LDPC, Polar.
Understanding of Filter design, multi-radix implementation, and compromises.
Knowledgeable in modern design techniques and energy-efficient/low power logic design, and power analysis.
Familiarity with power estimation (vector-less and vector-based), modeling, profiling, and post-silicon power correlation.
Solid understanding of wireless standards, such as IEEE 802.11, 802.15, Bluetooth or 3GPP is a plus.
Background in computer architecture.
Bus fabric, especially APB/AHB/AXI.
Power management with multiple power domains.
Ability to work well in a team and be productive under ambitious schedules.
Should exhibit excellent interpersonal skills and be self-motivated and well-organized.
Experience with FPGA and/or emulation platform desired.
Excellent communication skills - both written, and oral.
Minimum Qualifications
Bachelors degree in related field.
Understanding of DSP fundamentals.
Digital Communications knowledge.
Proficiency in RTL Design.
Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $122,700 and $214,300, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
About Apple
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Industry
Computer and electronic product manufacturing
Company size
10,000+ Employees
Headquarters location
Cupertino, CA, US
Year founded
1976