ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Newark, NJ

Jane Street

Hardware Engineer (FPGA/ASIC)

New York, NY · On-site

... engineers with experience in both software and hardware design to help us build our FPGA or ASIC ... Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing ...

Jane Street

Hardware Engineer (FPGA/ASIC)

New York, NY · On-site

... both RTL design and testing/integration. If you'd like to learn more, you can read about our ... Comfortable with a software programming language * Experienced with a Hardware Description (or ...

Ciena Corporation

THW Client Co-op

New York, NY · On-site

$27 - $37.50/hr

RTL design and verification of digital blocks, cores, and subsystems for ASIC products and FPGA ... Engineering - Previous experience with ASIC or FPGA development, as well as knowledge of and ...

Ciena

THW Client Co-op

Manhattan, NY · On-site

$27 - $37.50/hr

RTL design and verification of digital blocks, cores, and subsystems for ASIC products and FPGA ... Engineering - Previous experience with ASIC or FPGA development, as well as knowledge of and ...

Citadel Securities

FPGA Engineer (Intern)

Manhattan, NY

$107.50 - $120/hr

FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

Citadel Securities

FPGA Engineer (Intern)

Manhattan, NY · On-site

$4.3K - $4.8K/wk

FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

SKF Group

Product Design Engineer

New York, NY · On-site

$141K - $169K/yr

We are seeking an experienced professional, but we will also consider entry-level applicants with the necessary skillsets. This engineer manages the technical design and CAD functions within the ...

Dewberry

Entry Level Electrical Engineer

Manhattan, NY · On-site

$80K - $83K/yr

Dewberry is currently seeking an Entry Level Electrical Engineer for our NYC office ... Duties will include building information modeling (BIM) and AutoCad drafting, design, drawing ...

Qube Research & Technologies

FPGA Engineer

New York, NY · On-site

$180K - $280K/yr

We are looking for talented hardware engineers with a track record of achievement in any domain ... Develop RTL on the latest FPGAs with modern design flows * Following through into production ...

Qube Research & Technologies

FPGA Engineer

New York, NY · On-site

$180K - $280K/yr

We are looking for talented hardware engineers with a track record of achievement in any domain ... Develop RTL on the latest FPGAs with modern design flows * Following through into production ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Newark, NJ

Entry Level Asic Rtl Design Engineer information

See Newark, NJ salary details

$98.3K

$157.1K

$211.2K

How much do entry level asic rtl design engineer jobs pay per year?

As of Aug 6, 2026, the average yearly pay for entry level asic rtl design engineer in Newark, NJ is $157,063.00, according to ZipRecruiter salary data. Most workers in this role earn between $137,500.00 and $188,200.00 per year, depending on experience, location, and employer.

What are some typical challenges faced by entry level ASIC RTL design engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an entry level ASIC RTL design engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an entry level ASIC RTL design engineer?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Newark, NJ? For Entry Level Asic Rtl Design Engineer jobs in Newark, NJ, the most frequently searched job titles are:
Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Newark, NJ as of July 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $157,063 per year, or $75.5 per hour.

Hardware Engineer (FPGA/ASIC)

Jane Street

New York, NY • On-site

Full-time

Posted 26 days ago

Job description

About the Position
We are looking to hire engineers with experience in both software and hardware design to help us build our FPGA or ASIC-based applications.
We're big believers in the ability of tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our hardware engineering work, and we're looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. The hardware team at Jane Street works on both FPGA and ASIC designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you'll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.
In this role, you'll work on the ground-up design and implementation of new FPGA or ASIC applications, and help extend and refine the high-level design and testing tools that we use internally. Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration, but you can also expect to work with some Verilog and C. While you don't need to have worked with OCaml specifically, a good background in typed programming languages is a plus.
If you'd like to learn more, you can read about our interview process, meet some of our newest hires, or check out our OCaml All The Way Down talk and Programmable Hardware podcast episode.
About You
We don't expect you to have a background in OCaml, finance, or any other specific field - we're looking for smart programmers who will approach hardware design with a software engineering mindset. We're more interested in how you think and learn than what you currently know. You should be:
  • Comfortable with a software programming language
  • Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
  • Experienced working with FPGA or ASIC vendor tools - Vivado or Quartus for FPGAs, Genus or Innovus for ASICs
  • Experienced with building a working hardware project (either FPGA or ASIC) through an academic, professional, or personal project
  • Interested in learning how to use FPGAs or ASICs in the context of networking
  • A top-notch programmer with a love for technology
  • Intellectually curious, collaborative, and eager to learn
  • Humble and unafraid to ask questions and admit mistakes

If you're a recruiting agency and want to partner with us, please reach out to agency-partnerships@janestreet.com.

Apply