1

Rtl Design Engineer Jobs (NOW HIRING)

IC/RTL Design Engineer/ Front-End Engineer About the role. You design and implement the digital front-end RTL at the heart of the chip - including the high-speed datapath that moves data between UCIe ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you looking to expand your chip design ...

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Senior RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Showing results 41-60

Rtl Design Engineer information

See salary details

$40.5K

$88.2K

$158.5K

How much do rtl design engineer jobs pay per year?

As of Aug 18, 2026, the average yearly pay for rtl design engineer in the United States is $88,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,000.00 and $98,500.00 per year, depending on experience, location, and employer.

What is an RTL design engineer?

An RTL (Register Transfer Level) Design Engineer is responsible for designing and implementing digital circuits using hardware description languages like VHDL or Verilog. They develop and optimize high-performance, power-efficient designs for ASICs or FPGAs based on system requirements. Their role includes writing RTL code, performing simulations, debugging issues, and collaborating with verification, physical design, and architecture teams. RTL engineers ensure the design meets functional, timing, and power constraints before handing it off for further implementation.

What are the key skills and qualifications needed to thrive as an RTL design engineer?

To thrive as an RTL Design Engineer, you need a strong background in digital logic design, proficiency in hardware description languages like Verilog or VHDL, and a bachelor's or master’s degree in electrical or computer engineering. Experience with industry-standard EDA tools such as Synopsys or Cadence, and knowledge of FPGA or ASIC design flow, are typically required. Strong problem-solving, teamwork, and communication skills are essential for effective collaboration with verification teams and other engineering groups. These competencies are critical to accurately translate system requirements into robust, manufacturable hardware designs within fast-paced project timelines.

What are the typical career growth opportunities for an RTL design engineer?

As an RTL Design Engineer, you can advance into roles such as Senior Design Engineer, Technical Lead, or even Design Manager as you gain experience and demonstrate strong technical expertise. Many professionals also transition into related areas such as verification engineering, system architecture, or product management. The role offers continuous learning opportunities and exposure to cutting-edge semiconductor technology, making it ideal for those interested in expanding their skillset. Career progression is often supported by successful project delivery, ongoing education, and active collaboration within multidisciplinary teams.

More about Rtl Design Engineer jobs

What cities are hiring for Rtl Design Engineer jobs?

Cities with the most Rtl Design Engineer job openings:

What are the most commonly searched types of Rtl Design Engineer jobs?

The most popular types of Rtl Design Engineer jobs are:

What states have the most Rtl Design Engineer jobs?

States with the most job openings for Rtl Design Engineer jobs include:

What job categories do people searching Rtl Design Engineer jobs look for?

The top searched job categories for Rtl Design Engineer jobs are:

Infographic showing various Rtl Design Engineer job openings in the United States as of August 2026, with employment types broken down into 89% Full Time, 7% Part Time, and 4% Contract. Highlights an 83% Physical, 5% Hybrid, and 12% Remote job distribution, with an average salary of $88,150 per year, or $42.4 per hour.

IC/RTL Design Engineer

Lumilens

San Jose, CA • On-site

Full-time

Re-posted 12 days ago


Job description

IC/RTL Design Engineer/ Front-End Engineer
About the role. You design and implement the digital front-end RTL at the heart of the chip - including the high-speed datapath that moves data between UCIe and the optical front end. Guided by the interface specs and coding standards, you take blocks from micro-architecture through clean, timing-aware RTL and block-level verification. It's a hands-on role with room to grow your scope as the team and the chip mature.
What you'll do
  • Develop block-level micro-architecture for your assigned blocks, and contribute to interface and register definitions.
  • Design and implement front-end RTL blocks in SystemVerilog - datapath elements, the UCIe streaming/RDI adapter, elastic FIFOs, and supporting logic.
  • Integrate IP and support parameterization for configurability.
  • Write clean, lint-clean, CDC/RDC-clean RTL that follows the coding and quality standards.
  • Write block-level testbenches, sanity checks, and assertions (SVA) for your own blocks before handoff to DV.
  • Power- and timing-aware design - managing block activity, clock-gating, pipelining, and retiming; partner with the backend team on physical closure for your blocks.
  • Bring-up and debug across simulation and emulation / FPGA prototyping; support DV and silicon bring-up, including DFT/debug hooks in your blocks.
  • Collaborate with the architecture, modelling, DV, DFT, and backend teams as your blocks move through the flow.

Required
  • BS or MS in Electrical/Computer Engineering (or equivalent experience).
  • 3+ years of digital RTL design in SystemVerilog, with blocks taken from micro-architecture through to verification handoff.
  • Solid digital design fundamentals: pipelining, FSMs, FIFOs, clock-domain crossing, and streaming/bus interfaces (e.g., AXI).
  • Lint and CDC/RDC discipline and clean-RTL practices.
  • Power- and timing-aware design practices; comfort with synthesis and timing closure, working with the backend team.
  • Strong debug skills in simulation; scripting in Python, Perl, or TCL.

Preferred
  • High-speed datapath, SerDes-adjacent, or interface design exposure (UCIe, PCIe/CXL, or similar).
  • FEC/coding datapath familiarity (e.g., Reed-Solomon) and gray-code mapping.
  • Assertion-based verification (SVA) and familiarity with UVM block-level testbenches; emulation / FPGA prototyping experience.
  • Exposure to scale-up / scale-out interconnects or network switch / NIC / memory-controller datapaths.
  • Low-power / UPF and DFT (scan) concepts.
  • Optical transceiver, CPO, or linear-drive optics background; advanced-node (N5/N3/N2) design experience.