ZipRecruiter

Log In

1

Junior Asic Verification Engineer Jobs (NOW HIRING)

Tensordyne

Sr. ASIC Verification Engineer

Sunnyvale, CA · On-site

... engineers to stay abreast of the specification and implementation of ASIC blocks, developing comprehensive test and coverage strategies, implementing the verification environment and tests using ...

Nvidia

Senior ASIC Verification Engineer

Austin, TX · Hybrid

NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have a real ...

E-Space

ASIC Verification Engineer

Saratoga, CA

$140K - $200K/yr

We are seeking a highly skilled and experienced Verification Engineer to join our engineering team ... Minimum of 5-10 years of experience in ASIC verification for complex digital systems * Deep ...

next page

Showing results 1-20

All JobsAsic Verification Engineer JobsJunior Asic Verification Engineer Jobs

Junior Asic Verification Engineer information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior asic verification engineer jobs pay per year?

As of Jul 14, 2026, the average yearly pay for junior asic verification engineer in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.

What are some typical challenges faced by Junior ASIC Verification Engineers when working on large-scale projects?

Junior ASIC Verification Engineers often encounter challenges such as understanding complex design specifications, managing extensive simulation environments, and keeping up with rapid design iterations. Collaborating with senior engineers requires clear communication and adaptability, as priorities can shift quickly based on project needs. Additionally, balancing the learning curve of new verification tools and methodologies while meeting project deadlines can be demanding, but these experiences greatly contribute to professional growth in the field.

What is the difference between Junior Asic Verification Engineer vs Digital Design Engineer?

AspectJunior Asic Verification EngineerDigital Design Engineer
Primary FocusVerifying ASIC designs for correctness and functionalityDesigning digital circuits and hardware components
Skills RequiredHardware description languages (HDL), verification tools, testbench developmentHDL, circuit design, logic synthesis
Work EnvironmentVerification labs, simulation environments, collaboration with design teamsDesign studios, simulation, and hardware implementation
Common UsageUsed in semiconductor companies, chip design firms, verification teamsUsed in chip design, hardware development, and electronic product companies

While both roles involve working with HDL and digital hardware, a Junior Asic Verification Engineer primarily focuses on testing and verifying ASIC designs to ensure they meet specifications, whereas a Digital Design Engineer is responsible for creating and implementing the digital circuits themselves. Both roles are essential in the ASIC development process and often collaborate closely.

What does a Junior ASIC Verification Engineer do?

A Junior ASIC Verification Engineer is responsible for testing and validating the functionality of ASIC (Application-Specific Integrated Circuit) designs to ensure they meet specifications. They use simulation tools, write testbenches, and apply verification methodologies to identify and fix design flaws early in the development process. Typically, they work closely with design engineers, follow established workflows, and gradually take on more complex tasks as they gain experience.

What are the key skills and qualifications needed to thrive as a Junior ASIC Verification Engineer, and why are they important?

To thrive as a Junior ASIC Verification Engineer, you need a solid understanding of digital design principles, hardware description languages like Verilog or VHDL, and a relevant engineering degree. Familiarity with simulation tools (such as ModelSim or VCS), scripting languages (like Python or Perl), and version control systems is typically expected. Strong analytical thinking, attention to detail, and effective teamwork skills help you excel in debugging and collaborating with design teams. These capabilities are crucial for ensuring chip functionality, meeting project deadlines, and delivering reliable hardware solutions.
More about Junior Asic Verification Engineer jobs
What cities are hiring for Junior Asic Verification Engineer jobs? Cities with the most Junior Asic Verification Engineer job openings:
What are the most commonly searched types of Asic Verification Engineer jobs? The most popular types of Asic Verification Engineer jobs are:
What states have the most Junior Asic Verification Engineer jobs? States with the most job openings for Junior Asic Verification Engineer jobs include:
What job categories do people searching Junior Asic Verification Engineer jobs look for? The top searched job categories for Junior Asic Verification Engineer jobs are:
Junior Asic Verification Engineer jobs near you

Sr. ASIC Verification Engineer

Tensordyne

Sunnyvale, CA • On-site

Full-time

Medical, Dental, Vision, Life, PTO

Posted 27 days ago

Job description

About Tensordyne:
Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Tensordyne is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for Al inference solutions that will make Al even more advantageous for compelling new applications. Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany. We also have many talented team members working remotely. We prioritize our employees' well-being and their families, aiming for a healthier, happier life inside and outside work. We value their contributions and offer tailored benefits for health and financial security, catering to different life stages. Our comprehensive benefits and competitive compensation, including flexible spending and Bonusly awards, reflect our commitment to a supportive and inspiring work environment.
About the role:
As a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification and will be responsible for the pre-silicon correctness of Tensordyne's next-generation family of processors for generative AI inference acceleration. This ASIC's design closely couples novel computational accelerator units with 3rd-party SoC IP blocks to deliver the high-performance multi-chip silicon solutions that are at the heart of Tensordyne's vertically integrated, generative AI inference acceleration systems for data centers.
Responsibilities:
Your responsibilities will be wide-ranging and and run the gamut of working closely with design engineers to stay abreast of the specification and implementation of ASIC blocks, developing comprehensive test and coverage strategies, implementing the verification environment and tests using object-oriented tools, in particular SystemVerilog and UVM, handling bug tracking and coverage convergence and developing scripts and methodologies for the front-end ASIC flow.
  • Ensure the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.
  • SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly diag validation)
  • Lead verification planning from architecture through tapeout.
  • Develop block-level, sub-system and full-chip verification environment and tests to implement test plans.
  • Establish reusable verification methodologies and frameworks - scale testbenches to subsystem and full chip environments
  • Work closely with design and architecture teams to understand the functional and performance goals of the design; and work together to make the design-under-test work under all specified circumstances.
  • Triage and debug functional and performance issues with the design-under-test.
  • Drive verification signoff criteria and quality metrics - handle bug tracking, coverage convergence, regression failures.
  • Mentor and technically guide verification engineers helping them through test planning and verification closure.
  • Perform diagnostic and post-silicon validation tests in the lab.

Required Qualifications:
  • 4-8 years of ASIC verification experience - having taken multiple chips through the entire cycle of verification and post silicon validation
  • Expert in System Verilog, UVM, Constraint Randomization, Functional Coverage.
  • Experience in C/C++ or System-C
  • Deep understanding of object oriented programming principles, constrained random stimulus, and coverage driven verification approach.
  • Verification experience of high-speed interfaces (PCIe, Ethernet, DDR/HBM, SerDes, etc.)
  • Scripting experience (Python, Perl, TCL, shell programming) highly-desirable.
  • Interest to explore AI architectures for convolution, transformer and other kinds of workloads
  • Self-starter and highly-motivated to work in a dynamic start-up environment.
  • B.S. (M.S. preferred) degree in Electrical or Computer engineering (or similar field).

Reasons to consider joining Tensordyne:
  • Ground floor opportunity with the team; be part of shaping one of the most exciting new companies.
  • Learning and development opportunities from a highly diverse and talented peer group, including experts in a wide range of fields, from Artificial Intelligence & Computer Vision to Systems & Device Engineering.
  • Competitive benefits package including Medical, Vision, Dental
  • Perks including meals, snacks, drinks and us!
  • Sharp, motivated co-workers in a fun office environment
  • Flexible work hours & generous PTO policy

Tensordyne's culture was built on the following values that are equally important to us as business:
  • Put people first. We only succeed when our people succeed.
  • Ethics and integrity always; Being open, honest, and respectful of everyone.
  • Think Big. Be ambitious and have audacious goals.
  • Aim for excellence. Quality and excellence count in everything we do.
  • Own it and get it done. Results matter!
  • Make Each Person Better together than they would be as an individual.
  • Embrace each others' differences.
  • Embrace that there will be differences.

Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.
A note to Recruitment Agencies: Please don't reach out to Recogni employees or leaders about our roles -- we've got it covered. We don't accept unsolicited agency resumes and we are not responsible for any fees related to unsolicited resumes. Thank you for your understanding.

Apply