Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
SSG Design Engineering Intern (Fall 2026)
San Jose, CA · On-site
$35 - $62/hr
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
SSG Design Engineering Intern (Fall 2026)
San Jose, CA · On-site
$35 - $62/hr
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory ...
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the ... As a Design Engineer, you will be responsible for the design, analysis, and optimization of digital ...
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the ... As a Design Engineer, you will be responsible for the design, analysis, and optimization of digital ...
Non-Volatile Memory Design Architecture Lead
$176K - $322K/yr
As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at Micron ... Innovate and architect innovative memory/storage solution for high performance and energy efficient ...
Non-Volatile Memory Design Architecture Lead
$176K - $322K/yr
As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at Micron ... Innovate and architect innovative memory/storage solution for high performance and energy efficient ...
Non-Volatile Memory Design Architecture Lead
San Jose, CA · On-site
$176K - $322K/yr
As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at Micron ... Innovate and architect innovative memory/storage solution for high performance and energy efficient ...
Non-Volatile Memory Design Architecture Lead
San Jose, CA · On-site
$176K - $322K/yr
As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at Micron ... Innovate and architect innovative memory/storage solution for high performance and energy efficient ...
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the ... As a Design Engineer, you will be responsible for the design, analysis, and optimization of digital ...
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the ... As a Design Engineer, you will be responsible for the design, analysis, and optimization of digital ...
Design Engineer Intern
Mooresville, NC · On-site
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
Quick apply
Design Engineer Intern
Mooresville, NC · On-site
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
Staff Design Engineer, HBM
Richardson, TX · On-site
As an HBM Memory Design Engineer - Sustaining (Staff) , you will work closely with cross-functional teams including Design Engineering (DE), Product Engineering (PE), Process Integration, Packaging ...
Staff Design Engineer, HBM
Richardson, TX · On-site
As an HBM Memory Design Engineer - Sustaining (Staff) , you will work closely with cross-functional teams including Design Engineering (DE), Product Engineering (PE), Process Integration, Packaging ...
Design Engineer Intern
Mooresville, NC · On-site
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
Design Engineer Intern
Mooresville, NC · On-site
Position Overview The Mechanical Design Engineering Intern will be responsible for modeling, designing, and analyzing mechanical components with a focus on vehicle sub-system design to achieve sales ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
... Engineering, or a related discipline. Technical Experience: * Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between ...
Staff Design Engineer, HBM
Richardson, TX · On-site
As an HBM Memory Design Engineer - Sustaining (Staff) , you will work closely with cross-functional teams including Design Engineering (DE), Product Engineering (PE), Process Integration, Packaging ...
Staff Design Engineer, HBM
Richardson, TX · On-site
As an HBM Memory Design Engineer - Sustaining (Staff) , you will work closely with cross-functional teams including Design Engineering (DE), Product Engineering (PE), Process Integration, Packaging ...
Design Engineering Intern
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Design Engineering Intern
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Design Engineering Intern
San Jose, CA · On-site
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Design Engineering Intern
San Jose, CA · On-site
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Design Engineering Intern
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Quick apply
Design Engineering Intern
$35 - $45/hr
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing ... intern to join our team to contribute to ongoing ASIC project. Responsibilities : * Perform design ...
Intern Memory Design Engineer information
See salary details
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
How much do intern memory design engineer jobs pay per hour?
What are some common challenges faced by an Intern Memory Design Engineer during their internship?
What does an Intern Memory Design Engineer do?
What are the key skills and qualifications needed to thrive as an Intern Memory Design Engineer, and why are they important?

$35/hr
Full-time
Posted 13 days ago
Cadence Design Systems rating
9.0
Based on 5 frontline employees who took The Breakroom Quiz
33rd of 246 rated software companies
Job description
Design Engineering Intern
The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory Controllers, to Network on Chip (NoC), to IO solutions. Our configurable and extensible IP solutions are designed to meet the demands of SOCs and Chiplets targeted at a wide range of applications. Our customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.
The Cadence SSG Team is hiring graduates to join our R&D teams in San Jose, CA. This is an amazing opportunity to work as a Design Engineering Intern at a world leader in computational software, semiconductor design IP, and system verification hardware. Come be part of this great SSG Team where you can make an impact that is visible.
This Design Engineering Intern position involves working on Digital Design tasks, or Design Verification tasks related to the Janus NoC IP product.
(a) Digital Design projects involve working on aspects of the logic design of the Janus NoC. It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating and debugging RTL logic, running synthesis, place & route and other Electronic Design Automation (EDA) tools to study and achieve timing, area, and power goals.
(b) Design Verification Team projects involve working on aspects of the verification of the Janus NoC. Assist with developing test plans, writing functional tests (UVM) and verification monitors (SVA) UVM/SVA monitors, debugging failures, analyzing coverage information, and scripting Design Verification flows.
The Design Engineering intern will work closely with the Design, Verification, and Physical Design teams.
Position Requirements:
Currently enrolled in MS/BS program with major in Electrical Engineering, Computer Engineering, or a similar major.
Deep understanding of Digital Design and/or Design Verification Fundamentals
Excellent automation skills using Tcl, Perl, shell scripting
Excellent oral and written communications skills
Exposure to design automation tools is a plus
Internship will be based in San Jose location. Ideal candidates should be from local school near office.
The annual salary range for California is $35/hr to $62/hr. You may also be eligible to receive incentive compensation: bonus, equity, and benefits.Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
We're doing work that matters. Help us solve what others can't.About Cadence Design Systems
Sourced by ZipRecruiter
Industry
Software development
Company size
5,001 - 10,000 Employees
Headquarters location
San Jose, CA, US
Year founded
1988