1

Temporary Memory Design Engineer Jobs (NOW HIRING)

Memory Design Engineer Location: Ontario, Canada Duration: 6+ Months with possible extension Qualification Required: * Typically requires minimum of 2 to 5 years of experience in Memory Design with ...

As a Design Engineer at Micron Technology, Inc., you will be responsible for designing and analyzing digital and analog circuits used in the development of memory products. We are engaged in ...

In this role, you will design and analyze digital and analog circuits that power next‑generation memory products. You'll partner with global design, verification, product engineering, test, process ...

In this role, you will design and analyze digital and analog circuits that power next‑generation memory products. You'll partner with global design, verification, product engineering, test, process ...

Staff Memory Circuit Design Engineer We are looking for energetic and passionate memory design engineers to join our Central Engineering Group and be part of an elite memory team responsible for the ...

next page

Showing results 1-20

Temporary Memory Design Engineer information

What cities are hiring for Temporary Memory Design Engineer jobs? Cities with the most Temporary Memory Design Engineer job openings:
What are the most commonly searched types of Memory Design Engineer jobs? The most popular types of Memory Design Engineer jobs are:
What states have the most Temporary Memory Design Engineer jobs? States with the most job openings for Temporary Memory Design Engineer jobs include:
Memory Design Engineer

Memory Design Engineer

Resource Point LLC

Troy, MI • On-site

Contractor

Posted 3 days ago


Job description

Looking for W-2 CANDIDATES ONLY who are authorized to work in the United States without the need for sponsorship. H-1B Transfers AND CORP-TO-CORP Candidates WILL NOT BE CONSIDERED for this position

Job Title: Memory Design Engineer

Location: Ontario, Canada

Duration: 6+ Months with possible extension

Qualification Required:

  • Typically requires minimum of 2 to 5  years of experience in Memory Design with mainstream SRAM tools
  • Bachelors / Master Degree in E&E and E&C

Roles and Responsibilities:

  • Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations.
  • Exposure to full embedded memory design flow: Architecture, circuit design, physical implementation, compiler automation, characterization, timing and model generation.
  • Good experience in design verification: Sense amplifier analysis, self-time analysis and marginality analysis.
  • Good exposure to validation of the characterized data.
  • Strong knowledge of physical implementation impact on circuit performance.
  • Experience with the most advanced technology nodes up to 28nm and below.