1

Vlsi Design Verification Intern Jobs (NOW HIRING)

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...

next page

Showing results 1-20

Vlsi Design Verification Intern information

See salary details

$9

$19

$36

How much do vlsi design verification intern jobs pay per hour?

As of Jun 9, 2026, the average hourly pay for vlsi design verification intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What does a VLSI Design Verification Intern do?

A VLSI (Very Large Scale Integration) Design Verification Intern assists in the testing and validation of integrated circuit designs before they are manufactured. Their role involves creating and running testbenches, debugging issues, and using verification tools such as simulation and formal verification software. The goal is to ensure the chip design functions correctly and meets specifications. Interns often collaborate with design engineers and learn industry-standard verification methodologies like UVM (Universal Verification Methodology). This position is ideal for students pursuing electrical engineering or related fields who want hands-on experience in semiconductor design.

What is the difference between Vlsi Design Verification Intern vs Vlsi Design Engineer?

AspectVlsi Design Verification InternVlsi Design Engineer
CredentialsTypically pursuing or recently completed a Bachelor's or Master's in Electrical Engineering or Computer EngineeringBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field; often with professional certifications
Work EnvironmentInternship programs in semiconductor companies or tech firms, focusing on verification tasksFull-time role in designing and verifying VLSI chips, often in R&D or product teams
ResponsibilitiesAssisting verification of chip designs, running simulations, and learning verification toolsDesigning, implementing, and verifying complex integrated circuits and systems

The main difference between a Vlsi Design Verification Intern and a Vlsi Design Engineer lies in experience and scope. Interns focus on learning and assisting verification tasks, while engineers take on full responsibilities for chip design and verification. Internships are ideal for gaining industry exposure, whereas engineers lead projects and make design decisions.

What are some typical challenges faced by VLSI Design Verification Interns during their internships?

VLSI Design Verification Interns often encounter challenges such as understanding complex hardware descriptions, mastering industry-standard verification tools and languages (like SystemVerilog or UVM), and quickly adapting to the team's workflow. Interns may also need to interpret detailed design specifications and debug issues in simulations, which requires strong analytical and problem-solving skills. Effective communication is crucial, as interns frequently collaborate with experienced engineers to resolve bugs and ensure design correctness.

What are the key skills and qualifications needed to thrive as a VLSI Design Verification Intern, and why are they important?

To thrive as a VLSI Design Verification Intern, you need a solid understanding of digital logic design, computer architecture, and a background in electrical or electronics engineering. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools (like ModelSim or Synopsys VCS), and scripting languages (such as Python or Perl) is typically required. Strong analytical thinking, attention to detail, and effective teamwork are standout soft skills in this position. These skills and qualifications are crucial for ensuring the accuracy, functionality, and efficiency of complex integrated circuits in the semiconductor industry.
More about Vlsi Design Verification Intern jobs
What cities are hiring for Vlsi Design Verification Intern jobs? Cities with the most Vlsi Design Verification Intern job openings:
What states have the most Vlsi Design Verification Intern jobs? States with the most job openings for Vlsi Design Verification Intern jobs include:
VLSI Design Verification Manager - Slingshot ASIC Team

VLSI Design Verification Manager - Slingshot ASIC Team

Hewlett Packard Enterprise

Bloomington, MN • On-site

Full-time

This job post has expired today. Applications are no longer accepted.


Hewlett Packard Enterprise rating

8.3

Company rating: 8.3 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

31st of 139 rated electronics manufacturers


Job description

VLSI Design Verification Manager - Slingshot ASIC TeamThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Job Description
Hewlett Packard Enterprise is seeking aVLSI Design Verification Managerto lead design verification forSlingshot networking ASICs, the highperformance interconnect used in HPE's flagship HPC and AI supercomputers. HPE Slingshot is a modern, Ethernetbased interconnect purposebuilt for largescale HPC and AI clusters, delivering industryleading bandwidth, low latency, adaptive routing and scalability for demanding workloads. In this role, you will lead a team of design verification engineers responsible for ensuring functional correctness and quality of complex networking ASICs used in NIC and switch products. You will own verification methodology, execution quality, and signoff readiness, while growing and mentoring engineers across a range of experience levels.
This role manages a team of approximately8-15 engineers(TCP01-TCP05)and sits at the intersection of deep technical leadership, people development, and program execution.

Responsibilities

  • Provide leadership and direction for a team responsible for all phases ofpresilicon design verification, including verification planning, testbench development, coverage closure, regression management, and signoff reviews.
  • Define, own, and evolvedesign verification methodology, ensuring consistent, highquality verification practices across block, subsystem, and fullchip scopes.
  • Ensure development of robustSystemVerilog/UVMbased environments, including stimulus, scoreboards, checkers, assertions, and functional coverage.
  • Drive regression health, failure triage, rootcause isolation, and closure of design issues in close collaboration with logic design and architecture teams.
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals.
  • Recruit, mentor, and develop engineers; set performance expectations and support career growth across junior through senior levels.
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows.
  • Communicate verification status, risks, and readiness clearly to management and crossfunctional partners.
Education and Experience Required
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • Typically10+ years of experience in VLSI design verification, with strong handson background in presilicon DV.
Required Knowledge and Skills
  • Strong understanding ofSystemVerilog and UVMbased verification methodologies.
  • Demonstratedtechnical leadershipin design verification. (e.g., DV technical lead, block or project verification owner)
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication.
  • Experience with verification planning, coveragedriven verification, regression management, and signoff readiness.
  • Proficiency with DV workflows using industry EDA simulation tools.
  • Strong analytical and problemsolving skills.
  • Excellent written and verbal communication skills.
  • Ability to operate effectively in a multisite, crossfunctional engineering environment.
Preferred Knowledge and Skills
  • Previous peoplemanagement experience, including hiring, coaching, and performance management.
  • Direct experience withSynopsys VCSlargescale regression execution, triage workflows, and performance/throughput optimization.
  • Familiarity with GitHub Enterprise Cloud development workflows and AI tools is a plus.
  • Familiarity with highperformance networking, Ethernet, SERDES, PCIe, or HPC/AI systems is a plus.
  • Experience improving verification efficiency through automation, reuse, or methodology refinement.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates

Job:

Engineering

Job Level:

Manager_1"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 142,000 - 270,000 in Colorado // 135,000 - 310,500 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

The estimated job application period closure is May 15 2026; this timeline is provided for transparency and internal planning purposes.

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.


What Hewlett Packard Enterprise employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom