Digital Verification Engineer Jobs in Arizona (NOW HIRING)

Change the world. Love your job.

Texas Instruments' Precision ADC team is seeking a Design Verification Engineer to help verify cutting-edge signal chain solutions utilizing delta-sigma ADCs. You will work alongside world-class analog and mixed-signal designers developing some of the highest-precision data converters in the industry. This is a hands-on role with real ownership, where your verification work directly contributes to products trusted in medical, industrial, automotive and instrumentation applications worldwide.

In this position, you will develop SystemVerilog/UVM testbenches to verify the digital logic, calibration algorithms, and mixed-signal interfaces of Signal chains involving high-resolution delta-sigma ADCs. Your responsibilities will include building constrained-random stimulus environments, writing functional coverage models and assertions, running regression campaigns, and triaging simulation failures in close collaboration with the RTL and analog design teams.

This position involves routine collaboration with a highly talented team of analog and digital design engineers. You will participate in design and verification reviews, present findings, and grow your expertise in mixed-signal verification methodology. We value curiosity and a drive to learn - if you are eager to develop deep skills in UVM and analog/mixed-signal verification, this team will give you the environment to do so.

Minimum requirements:

• Bachelor's degree in Electrical Engineering or Computer Engineering                                                                                                 
• 2+ years of relevant experience in digital design or verification
• Familiarity with SystemVerilog and hardware simulation                                                                                                             
• Understanding of digital logic design fundamentals
• Ability to solve problems using a systematic approach                                                                                                                                                                                                                                                                                       

Preferred qualifications:

• Exposure to or desire to develop expertise in UVM-based testbench 
• Experience with constrained-random testing, functional coverage, and SVA
• Familiarity with EDA simulation tools (VCS, Xcelium, or Questa) and waveform debug                                                                                 
• Understanding of analog/mixed-signal concepts such as ADC architectures, noise, and sampling
• Familiarity with scripting languages such as Python or Perl for test automation                                                                                     
• Demonstrated strong analytical and problem-solving skills                                                                                                           
• Strong verbal and written communication skills                                                                                                                     
• Ability to work in teams and collaborate effectively with people in different functions                                                                             
• Strong time management skills that enable on-time project delivery                                                                                                   
• Ability to take the initiative and drive for results                                                                                                                 
• Ability to quickly ramp on new systems and processes 

Minimum requirements:

• Bachelor's degree in Electrical Engineering or Computer Engineering                                                                                                 
• 2+ years of relevant experience in digital design or verification
• Familiarity with SystemVerilog and hardware simulation                                                                                                             
• Understanding of digital logic design fundamentals
• Ability to solve problems using a systematic approach                                                                                                                                                                                                                                                                                       

Preferred qualifications:

• Exposure to or desire to develop expertise in UVM-based testbench 
• Experience with constrained-random testing, functional coverage, and SVA
• Familiarity with simulation tools (VCS, Xcelium, or Questa) and waveform debug                                                                                 
• Familiarity with scripting languages such as Python or Perl for test automation                                                                                     
• Understanding of analog/mixed-signal concepts such as ADC architectures, noise, and sampling is a plus
• Demonstrated strong analytical and problem-solving skills                                                                                                           
• Strong verbal and written communication skills                                                                                                                     
• Ability to work in teams and collaborate effectively with people in different functions                                                                             
• Strong time management skills that enable on-time project delivery                                                                                                   
• Ability to take the initiative and drive for results                                                                                                                 
• Ability to quickly ramp on new systems and processes